Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for loading on-site programmable gate array FPGA, apparatus and system

A gate array, loading unit technology, applied in CAD circuit design, special data processing applications, instruments, etc., can solve problems such as low efficiency and achieve the effect of improving efficiency

Active Publication Date: 2011-04-13
HUAWEI TECH CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

When there are multiple application scenarios that require the board to implement different functions, the existing technology can only perform different production, processing, stocking and after-sales services according to different application scenarios. This production method leads to low efficiency.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for loading on-site programmable gate array FPGA, apparatus and system
  • Method for loading on-site programmable gate array FPGA, apparatus and system
  • Method for loading on-site programmable gate array FPGA, apparatus and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] Specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0018] figure 1 A schematic diagram of a device for loading an FPGA according to an embodiment of the present invention. As shown in the figure: a device for loading FPGA in an embodiment of the present invention includes: a loading parameter receiving unit 101 for receiving a configuration file loading parameter of a field programmable gate array; a configuration file selection unit 102 for according to the configuration file The loading parameter selects a configuration file from multiple configuration files; the configuration file loading unit 103 is configured to load the selected configuration file into the FPGA. The means for loading the FPGA may also be used to store said plurality of configuration files corresponding to different functions.

[0019] The device of the embodiment of the present invention stores multiple configuration f...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention provides a method, a device and a system for loading a field programmable gate array. The method comprises: receiving a configuration file loading parameter of the field programmable gate array; selecting a configuration file from a plurality of configuration files according to the configuration file loading parameter; and loading the selected configuration file into the field programmable gate array. The method, the device and the system select corresponding configuration files according to different functions and load the configuration files into the FPGA by storing the plurality of the configuration files in advance, so as to realize normalization processing in the stages of manufacturing, stocking and so on and improve the efficiency of the stages.

Description

technical field [0001] The present invention relates to the communication field, in particular to a method, device and system for loading a field programmable gate array FPGA. Background technique [0002] The current mainstream FPGA (Field Programmable Gate Array) is volatile, that is, the content will be lost after power off, so it is necessary to fully consider how to load the FPGA when designing the system. One loading method is: after the single board is powered on, the configuration file is loaded to the FPGA through the CPU. The disadvantage of this method is that the system initialization takes a long time. Another loading method is: store the configuration file in the FLASH (flash memory) of the single board in advance, so that after power-on, the configuration file in the FLASH is loaded to the FPGA through CPLD (Complex Programmable Logical Device, complex programmable logic device) , to achieve automatic loading. [0003] The CPLD of the second loading method d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
CPCG06F17/5054G06F30/34
Inventor 蔡邦忠王健
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products