On-chip bus encoding based on combined unequal error protection (UEP) with crosstalk avoidance coding (CAC)

A protection code and capability technology, applied in error detection coding using multi-bit parity bits, error correction/detection using block codes, data representation error detection/correction, etc., can solve the problem of SEC-DAED-SDAEC code With crosstalk avoidance characteristics and other issues

Inactive Publication Date: 2014-11-05
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But the SEC-DAED-SDAEC code does not have crosstalk avoidance properties

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • On-chip bus encoding based on combined unequal error protection (UEP) with crosstalk avoidance coding (CAC)
  • On-chip bus encoding based on combined unequal error protection (UEP) with crosstalk avoidance coding (CAC)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] specific implementation plan

[0015] figure 1The coding block diagram of SEC-DAED-SDAEC+DAP joint code is given. Be 8-bit for the head, the (8, 24) information that data is 24-bit, encoding is divided into two stages, and stage I carries out (8, 24, 6) SEC-DAED-SDAEC encoding in encoding module 11, obtains 38-bit codeword with CAC properties. In order to reduce the bus delay of the codeword, phase II encoding, that is, DAP encoding, is performed. Wherein, in module 13, each information bit is copied to obtain copy a (by a 0 …a 37 Composed of) and copy b15 (consisting of b 0 …b 37 Composition); and the parity bit P0 of the 38-bit code word is appended to the copy a, thereby obtaining the copy a14 of the (8, 24, 7) SEC-DAED-SDAEC code, which is more than the ordinary SEC-DAED-SDAEC 1bit parity bit. Since SEC-DAED-SDAEC has 2-bit error correction capability for the header part of the packet and 1-bit error correction capability for the data part, the Hamming dista...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a comprehensive code based on combined unequal error protection (UEP) with crosstalk avoidance coding (CAC). Aiming at a message packet structure based on a store-and-forward routing policy of network on chip (NoC), by means of regulating the linear dependence of a check matrix (H matrix), an unequal error protection code has capacities of double-bit adjacent error detection (DAED) and single-bit error correction (SEC) for information, and also has a capacity of double-bit error correction for packet heads, thus preferably protecting the important routing information contained in the packet heads. The unequal error protection code is in cascade connection with the CAC at the rear end, thus avoiding transition of a bus with long time delay and high power consumption, thereby preferably improving the influence of the crosstalk on the power consumption and time delay of the bus. According to the invention, based on a unified coding frame, the unequal error protection code is combined with the CAC to obtain the comprehensive code (called an SEC-DAED-selective double adjacent error correction (SDAEC)+ duplicate-add-parity (DAP) code). The comprehensive code has the error control characteristic of the unequal error protection code and the crosstalk avoidance characteristic of the CAC.

Description

technical field [0001] The invention belongs to the application technical field of on-chip network and integrated circuit design, in particular on-chip bus coding design based on on-chip network. Background technique [0002] In the deep submicron (DSM) system-on-chip (SoC) design, due to the influence of crosstalk between lines, the global interconnect bus generates a great delay and power consumption, and crosstalk noise and electromagnetic interference make the on-chip bus extremely prone to erroneous transmission . At the same time, ionizing radiation produced by high-energy neutrons and alpha particles can trigger single-event upset events (SEUs), causing bit flips in serial logic such as routing buffers, memory cells, and registers. Network on Chip (NoC) is the development direction of SoC in the future. High-speed, reliable and low-power communication between cores is the key to the design of NoC bus. Bus coding is an effective means to improve power consumption, de...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H03M13/11
Inventor 凌翔谢国梁陈亦欧胡剑浩
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products