Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

CMOS power amplifier

A technology of power amplifiers and amplifiers, which is applied in the direction of power amplifiers, amplifiers, amplification control, etc.

Active Publication Date: 2012-02-08
SAMSUNG ELECTRO MECHANICS CO LTD
View PDF5 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

That is, to amplify different signals, two different amplifiers must be purchased

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS power amplifier
  • CMOS power amplifier
  • CMOS power amplifier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] Exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings. However, this invention may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the shapes and dimensions may be exaggerated for clarity, and the same reference numerals will be used throughout to designate the same or like elements.

[0030] figure 1 is a circuit diagram of a CMOS power amplifier according to an exemplary embodiment of the present invention.

[0031] refer to figure 1 , The CMOS power amplifier according to the exemplary embodiment of the present invention may include: a driver stage 100 for receiving a first power supply (power) Vdd1 and amplifying an input signal; and a power stage 200...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A CMOS power amplifier includes: a first MOS transistor connected between a first power terminal and a first output stage and having a gate connected to an input stage; a second MOS transistor connected between the first output stage and a ground and having a gate connected to the input stage; a switching circuit unit connecting or separating a feedback line between the input stage and the first output stage to select a linear amplifying operation or a non-linear amplifying operation; and a resistor formed at the feedback line between the input stage and the first output stage to determine a linear amplification gain when the feedback line is turned on.

Description

[0001] Cross References to Related Applications [0002] This application claims priority from Korean Patent Application No. 10-2010-0073640 filed with the Korean Intellectual Property Office on Jul. 29, 2010, the disclosure of which is hereby incorporated by reference. technical field [0003] The present invention relates to a CMOS power amplifier applicable to a front-end module, and more particularly, to a CMOS power amplifier which can be selectively used as a nonlinear amplifier or a linear amplifier by adjusting its amplification gain. Background technique [0004] In general, nearly 80% of the mobile phone demands in the world are GSM (Global System for Mobile Communications) phones using nonlinear signals. It is expected that EDGE or W-CDMA phones using linear signals will be widely used in the future market. popular and used. [0005] Therefore, for a single power amplifier, an amplifier capable of selectively amplifying GSM signals and EDGE / W-CDMA signals is requ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03F3/20H03G3/20
CPCH03F1/223H03F3/245H03F3/3028H03F2200/249H03F2200/411H03F2200/516H03F2203/30031H03G1/0088
Inventor 金胤锡尹喆焕南重镇金基仲元俊九
Owner SAMSUNG ELECTRO MECHANICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com