Unlock instant, AI-driven research and patent intelligence for your innovation.

Programmable memory and manufacturing method thereof

A memory and variable technology, used in semiconductor/solid-state device manufacturing, semiconductor devices, electrical solid-state devices, etc., can solve the problem that the storage unit does not have a special control unit, cannot achieve addressing operations, and cannot achieve full CMOS process embedding, etc. question

Active Publication Date: 2012-09-26
GIGADEVICE SEMICON (BEIJING) INC
View PDF5 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In 2008, NANO Lett reported that Sung Hyun Jo and others at the University of Michigan used amorphous silicon (a-Si) to manufacture resistive memory, which verified that amorphous silicon has resistive characteristics and can be used for memory array functions, but the The technology only realizes the verification of simple arrays, and cannot realize circuit functions such as addressing operations
And due to the special process, it has not been fully embedded with the existing CMOS process
Since most of the reported RRAM circuits are criss-cross circuits, that is, the bit lines cross the word lines, and the memory cells are located at the cross points. This circuit does not have a special control unit for the memory cells, so it is difficult to realize the independent control operation of the memory cells. , therefore, the existing RRAM circuit technology is not easy to achieve addressing operation

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Programmable memory and manufacturing method thereof
  • Programmable memory and manufacturing method thereof
  • Programmable memory and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] In order to make the above objects, features and advantages of the present invention more comprehensible, the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0041] refer to figure 1 , which shows a schematic diagram of the internal structure of a programmable memory embodiment of the present invention, including: a CMOS transistor 11 and a variable resistor 12;

[0042] The CMOS transistor 11 includes: a silicon substrate 111, an isolation layer 112, a source region 113, a drain region 114, a gate region 115, a first electrode 116 and a second electrode 117; wherein,

[0043] The silicon substrate 111 is located under the isolation layer 112, the source region 113 and the drain region 114 are respectively located on the upper sides of the silicon substrate 111; the gate region 115 is located on the lower side of the isolation layer 112 , both ends of the gate region 115 are respectiv...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a programmable memory and a manufacturing method thereof. The memory comprises a CMOS tube and a variable resistor. The CMOS tube comprises a silicon substrate, an isolation layer, a source electrode area, a drain electrode area, a gate region, a first electrode and a second electrode. The silicon substrate is located under the isolation layer. The source electrode area and the drain electrode area are located on both sides in the silicon substrate. The gate region is located on a downside in the isolation layer. Two ends of the gate region are connected with the source electrode area and the drain electrode area. Two sides of the isolation layer are internally provided with a first through hole and a second through hole which are in a vertical direction. A lower end of the first through hole is connected with the source electrode area. An inner part of the first through hole is a first electrode formed by a metal material. The lower end of the second through hole is connected with the drain electrode area. A top half part in the second through hole is a second electrode formed by the metal material. A lower half part in the second through hole is the variable resistor formed by a resistance change material. The memory of the invention can realize programmable addressing operation and the manufacturing method of the memory can be compatible with a current CMOS technology process.

Description

technical field [0001] The invention relates to the technical field of semiconductor memory, in particular to a programmable memory and a manufacturing method thereof. Background technique [0002] When the flash memory (Flash Memory) is manufactured below 65nm, its storage technology will encounter technical difficulties that are theoretically difficult to overcome, such as the limitation of process complexity and the reduction of storage reliability. At present, in the semiconductor industry, people regard some new types of memory as objects to replace Flash memory in the future, and one of the promising technologies is Resistive Random Access memory (RRAM). The materials used for resistive memory at home and abroad include: perovskite phase PZT, Cu-based oxides, W-based oxides, amorphous silicon, etc., and reports have shown that these resistive memory devices can achieve better than the existing Flash memory. Faster read and write speeds and better process scaling capab...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/115H01L45/00H01L21/8247H10B69/00
Inventor 冯骏朱一明
Owner GIGADEVICE SEMICON (BEIJING) INC