A method and device for pcie address mapping detection
An address mapping and address technology, applied in the field of PCIE address mapping detection, can solve the problem of long PCIE address mapping detection time, and achieve the effect of shortening the detection time
Active Publication Date: 2017-02-08
RUIJIE NETWORKS CO LTD
View PDF3 Cites 0 Cited by
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
[0009] The embodiment of the present invention provides a method and device for PCIE address mapping detection, which is used to solve the problem that the detection time of existing PCIE address mapping is relatively long
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View moreImage
Smart Image Click on the blue labels to locate them in the text.
Smart ImageViewing Examples
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0025] The existing PCIE address mapping detection method can only detect in one direction, and the detection time is relatively long. Based on this problem, the present invention provides a method and device for PCIE address mapping detection, which uses PTMP request messages and response messages to interact between the source device and the target device, and compares the response test in the local PCIE address by the source device Whether the data is the same as the test data written to the target device before, to determine whether the PCIE mapping of the source device and the target device to be detected is correct, so as to realize the bidirectional detection of the source device and the target device, and greatly reduce the detection time.
[0026] In the present invention, the detection method mentioned below can be applied between RC and EP in the PCIE architecture, and can also be applied between EP and EP. In order to facilitate the subsequent description of the det...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More PUM
Login to View More Abstract
The embodiment of the invention provides a method and device for PCIE address mapping detection. The method comprises the steps that a source device writes a PTMP request message in a current PCIE address of a target device; if it is detected that a PTMP response message written in by the target device exists in the current PCIE address of the target device within the preset time, whether response testing data carried in the PTMP response message is the same as test data carried in the PTMP request message or not is judged; if it is determined that the response testing data carried in the PTMP response message is the same as the test data carried in the PTMP request message, the current PCIE address mapping of the target device and the source device is correct; a series of determination flows are carried out in follow-up operation so as to judge whether other PCIE address mappings of the target device and the source device are correct or not. According to the method and device for PCIE address mapping detection, all the PCIE addresses of the two PCIE bus devices can be detected at the same time by utilizing interaction of the PTMP request message and the response message between the source device and the target device, the detection time is shorter, and the detection accuracy rate is higher.
Description
technical field [0001] The invention relates to the field of communication technology, in particular to a method and device for PCIE address mapping detection. Background technique [0002] Peripheral Component Interconnect Express (PCIE) has the advantage of high data transmission rate. At present, the 16X 2.0 version with the highest data transmission rate can reach 10GB / s, which can meet the needs of low-speed devices and high-speed devices for a certain period of time now and in the future. equipment needs. [0003] Such as figure 1 As shown, the above-mentioned PCIE architecture generally includes a root component (Root Complex, RC) 101 , a switching device (Switch) 102 and multiple terminal devices (End Point, EP) 103 . Among them, RC101 mainly completes resource allocation, device configuration (such as configuring the bus number / device number / function number of the device) and assigning PCIE addresses for itself and EP; the downstream port of RC101 can be connected...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More Application Information
Patent Timeline
Login to View More Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/26
Inventor 林勇军
Owner RUIJIE NETWORKS CO LTD