Wafer Edge Chip Planarization Method
A planarization method and wafer technology, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve problems such as unusable chips, exposure failures, and inability to transfer patterns clearly, and improve uniformity and consistency. Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0019] In order to describe the technical content, achieved goals and effects of the present invention in detail, the following will be described in detail in conjunction with the embodiments and accompanying drawings.
[0020] refer to figure 1 and figure 2 , discloses the structural cross-sectional views of wafer edge chips before and after chemical mechanical polishing according to a specific embodiment of the present invention. In this embodiment, the chip structure on the wafer is an aluminum interconnection structure. Taking the aluminum interconnection structure as an example, the wafer edge chip planarization method of the present invention will be described in detail. The forming process of the aluminum interconnect structure includes: first depositing the first adhesive layer 220 on the silicon substrate 210 or the previous interlayer dielectric layer, the material of the first adhesive layer 220 is usually titanium or titanium nitride; Depositing a metal layer 2...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



