Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Frame header rapid synchronization system and method

A synchronization system and frame header technology, applied in the field of satellite data transmission data reception and processing, can solve the problem that the frame header synchronization method cannot meet the data processing speed requirements, etc., and achieve the effect of meeting the data processing speed requirements.

Active Publication Date: 2015-11-11
HARBIN INST OF TECH
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The purpose of the present invention is to solve the problem that the existing frame header synchronization method cannot meet the data processing speed requirements with the increase of satellite data code rate level, and provides a frame header fast synchronization system and method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Frame header rapid synchronization system and method
  • Frame header rapid synchronization system and method

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 1

[0043] Specific implementation mode one: the following combination figure 1 and figure 2 Describe this embodiment, the frame header fast synchronization system described in this embodiment includes:

[0044] An input buffer module 1 for buffering unsynchronized Nbit parallel frame data and outputting Nbit parallel frame data under the control of the control module 10; N is an integer multiple of 8, ranging from 32 to 512;

[0045] An input selection module 2 for selecting and outputting the Nbit parallel frame data received in the input buffer module 1 and the Nbit pre-synchronized buffer data received in the pre-synchronized buffer module 16 under the control of the control module 10; the value of L is 8 Integer multiples, ranging from 8 to 64; L is less than N;

[0046] A first-level cache module 3 for performing a first-level cache of the Nbit data selected and output by the input selection module 2;

[0047] A secondary cache module 4 for receiving the Nbit data output b...

specific Embodiment approach 2

[0060] Specific embodiment two: this embodiment is described further to embodiment one, and the specific process that control module 10 determines to retrieve frame header is: judge whether there is frame header in the Nbit data that frame header compares result module 9 output, if compare A 1 occurs in the Nbit data output by the frame header comparison result module 9 in the pair, then it is determined to be a frame header mark; if multiple 1s occur in the Nbit data output by the frame header comparison result module 9 in a comparison, Then select the lowest bit 1 and determine it as the frame header mark.

specific Embodiment approach 3

[0061] Specific implementation mode three: the following combination figure 1 and figure 2 Describe this embodiment, the frame header fast synchronization method described in this embodiment includes:

[0062] A step for buffering unsynchronized Nbit parallel frame data through the input buffer module 1, and outputting Nbit parallel frame data under the control of the control module 10; N is an integer multiple of 8, ranging from 32 to 512;

[0063] A step for selecting and outputting the Nbit parallel frame data received in the input buffer module 1 and the Nbit pre-synchronized buffer data received in the pre-synchronized buffer module 16 under the control of the control module 10 through the input selection module 2; the value of L is Integer multiples of 8, ranging from 8 to 64; L is less than N;

[0064] A step for performing a first-level cache of the Nbit data selected and output by the input selection module 2 through the first-level cache module 3;

[0065] A step...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a frame header rapid synchronization system and a method, and belongs to the technical field of satellite data transmission data reception and processing. The problem that with the improvement of the satellite transmission data code rate grade, the conventional frame header synchronization method cannot satisfy the requirement of the data processing speed is solved. According to the system and the method, the processing and synchronization of data high-speed communication can be realized, serial-parallel conversion of data received from base equipment is performed, the data regards N bit width as the internal data bit width for processing, N bit data is simultaneously processed under one clock, the requirement of the data processing speed for satellite transmission data is met, and the system and the method are used for frame header rapid synchronization of the satellite data transmission data.

Description

technical field [0001] The invention relates to a frame header fast synchronization system and method, and belongs to the technical field of satellite data transmission data receiving and processing. Background technique [0002] In the field of communication, frame header synchronization is the most important part of data processing, and it is the basis of subsequent data processing. At present, the format of satellite data transmission data mostly follows the AOS data format standard formulated by CCSDS. This standard requires data to be downloaded in units of data frames. The beginning of the data frame is marked by the agreed data frame header, and the data is downloaded to the ground station. Therefore, frame header synchronization is the first element of satellite data transmission data reception and processing. At present, as the data code rate climbs from the traditional Mbps level to Gbps level, the time left for frame header synchronization is getting shorter and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04J3/06H04L7/04
Inventor 王少军马宁姬耀崔新莹刘大同彭宇
Owner HARBIN INST OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com