Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Semiconductor structures and methods of forming them

A semiconductor, extending direction technology, applied in semiconductor devices, semiconductor/solid-state device manufacturing, transistors, etc., can solve problems such as semiconductor structure performance degradation, and achieve the effect of improving performance, improving top flatness, and improving top depression

Active Publication Date: 2020-10-09
SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORP +1
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, the process of forming the metal resistive device tends to degrade the performance of the semiconductor structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structures and methods of forming them
  • Semiconductor structures and methods of forming them
  • Semiconductor structures and methods of forming them

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] It can be seen from the background art that the process of forming the metal resistance device easily leads to performance degradation of the semiconductor structure. Analyzing the performance degradation of the semiconductor structure due to:

[0024] Currently, a discrete metal layer is usually formed on the interlayer dielectric layer above the isolation structure as a metal resistor device (Metal Resistor Device). When forming the interlayer dielectric layer, since the region corresponding to the isolation structure is a sparse area (Iso Area), after the planarization process for forming the interlayer dielectric layer, the top of the interlayer dielectric layer is flat The accuracy is poor, and the top of the interlayer dielectric layer is prone to a dishing problem, which leads to a decrease in the performance of the semiconductor structure.

[0025] In order to solve the technical problem, the present invention forms discrete dummy gates on the substrates of the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Disclosed are a semiconductor structure and a forming method thereof. The forming method comprises the following steps that a substrate is provided, wherein the substrate comprises a high-resistance device area, and the high-resistance device area is composed of a device area and an edge area; separated virtual pseudo gates are formed on the substrate of the device area and the edge area; and an interlayer dielectric film is formed on the substrate exposed out of the virtual pseudo gates, wherein the interlayer dielectric film covers the tops of the virtual pseudo gates; the interlayer dielectric film is subjected to planarization treatment, so that the residual interlayer dielectric film exposes the tops of the virtual pseudo gates, and the residual interlayer dielectric film serves as aninterlayer dielectric layer. Compared with the scheme that the virtual pseudo gate is not formed, the method has the advantage that in the planarization process in the subsequent formation of the interlayer dielectric layer, the top flatness of the interlayer dielectric layer can be improved, and the problem of top dishing of the interlayer dielectric layer can be improved, so that the performance of the semiconductor structure can be improved.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a semiconductor structure and a forming method thereof. Background technique [0002] In semiconductor manufacturing, with the development trend of VLSI, the feature size of integrated circuits continues to decrease. In order to adapt to the reduction of feature size, the channel length of MOSFET devices is also continuously shortened. However, as the channel length of the device is shortened, the distance between the source and the drain of the device is also shortened, so the control ability of the gate to the channel becomes worse, and the gate voltage pinches off the channel. The difficulty is also increasing, making the phenomenon of subthreshold leakage (subthreshold leakage), the so-called short-channel effect (SCE: short-channel effects) more likely to occur. [0003] Therefore, in order to better adapt to the reduction of feature size, the semiconductor proce...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/06H01L21/8234
CPCH01L21/823431H01L21/823481H01L27/0629
Inventor 周飞
Owner SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products