Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip dormancy control method and device

A control method and chip technology, applied in program control devices, program control design, instruments, etc., can solve problems such as poor definition of waiting time, affecting chip response speed, etc.

Inactive Publication Date: 2019-10-11
SHENZHEN YILIAN INFORMATION SYST CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in this sleep scheme, the waiting time is not easy to define, and after the waiting time is determined, it must wait every time, which also affects the response speed of the chip.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip dormancy control method and device
  • Chip dormancy control method and device
  • Chip dormancy control method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0056] Specific embodiments of the present disclosure will be described in detail below in conjunction with the accompanying drawings. It should be understood that the specific embodiments described here are only used to illustrate and explain the present disclosure, and are not intended to limit the present disclosure.

[0057] see figure 1 , is a schematic diagram of the connection between the chip and the processor according to the embodiment of the present disclosure. The chip 100 is connected to the processor 200 or a host (host) through a data transmission interface 101 (for example, a high-speed data interface) for data transmission. In one embodiment, the chip 100 may be a storage device, such as a solid state disk.

[0058] In the embodiment of the present disclosure, by detecting and recording the data transmission status of the data transmission interface 101, the dormancy of the chip is dynamically adjusted, and the response speed of the chip is improved.

[0059]...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a chip dormancy control method and device. The method comprises the following steps: acquiring the duration of stopping data transmission of a data transmission interface of achip; judging whether the duration meets a preset condition or not; when the duration meets the preset condition, obtaining the data transmission condition between the moment when the data transmission interface stops data transmission and the moment when the last real dormancy of the chip is finished, and the real dormancy being dormancy with the dormancy duration exceeding a preset threshold value; and determining whether to control the chip to enter dormancy or not according to the data transmission condition and preset historical dormancy data. According to the method, the dormancy of thechip is controlled according to the historical dormancy condition, the data transmission quantity, the data transmission frequency and the data transmission time, so that the effective dormancy rateof the chip is improved.

Description

technical field [0001] The present disclosure relates to the technical field of chip control, and in particular, to a chip sleep control method and device. Background technique [0002] In an electronic device, each chip is connected to a processor through a data transmission interface to read and write data. In order to reduce power consumption, the chip will enter sleep mode and power off some modules when the data transmission interface is idle and there is no data transmission. However, when the chip enters the sleep mode, new data may be read and written immediately, and at this time, the chip needs to power on the modules that have been powered off again. In this case, not only the response speed of the chip is affected, but also the power consumption loss due to repeated power-on is greater. [0003] In related technologies, in addition to the above-mentioned unconditional sleep, there is also a sleep scheme, that is, when the data transmission interface enters the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/4401
CPCG06F9/4418
Inventor 谢巍
Owner SHENZHEN YILIAN INFORMATION SYST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com