PCIe board card resource allocation method and device

A resource allocation and board technology, applied in the computer field, can solve the problems of low security, single monitoring method, lack of intuition, etc., and achieve the effect of simple implementation, low software cost, and reduced use.

Active Publication Date: 2020-09-25
SUZHOU LANGCHAO INTELLIGENT TECH CO LTD
View PDF12 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Security monitoring is mainly implemented by BIOS and OS. When BIOS and OS detect error information, they will give an alarm. This monitoring method is relatively simple, and the security is not high and lacks intuition.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • PCIe board card resource allocation method and device
  • PCIe board card resource allocation method and device
  • PCIe board card resource allocation method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] In order to make the objectives, technical solutions, and advantages of the present invention clearer, the following describes the embodiments of the present invention in detail in conjunction with specific embodiments and with reference to the accompanying drawings.

[0039] Based on the foregoing objective, the first aspect of the embodiment of the present invention proposes an embodiment of a method for resource allocation of a PCIe board. figure 1 Shown is a schematic flowchart of the method.

[0040] Such as figure 1 As shown in the method, the method can include the following steps:

[0041] S1 divides PCIe boards into distribution types according to the number of channels of PCIe boards, and encodes the distribution types and corresponding voltage ranges. For example, PCIe boards are PCIe x8 signals, which can have 4 distribution methods and combine these 4 types. Way of numbering;

[0042] S2 detects the voltage of the PCIe board in response to the PCIe board being conn...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a PCIe board card resource allocation method and device, and the method comprises the following steps: dividing the allocation types of PCIe board cards according to the numberof channels of the PCIe board cards, and coding the allocation types and corresponding voltage intervals; detecting the voltage of the PCIe board card in response to the connection of the PCIe board card to the mainboard; comparing the voltage with the voltage interval and judging which code the voltage is located in the corresponding voltage interval; enabling the mainboard to call the distribution type of the PCIe corresponding to the voltage interval to perform distribution. By using the scheme of the invention, the use of IO ports of the mainboard can be greatly reduced, PCB layout and wiring are facilitated, and the method is simple to implement, low in software cost and beneficial for users to realize remote monitoring.

Description

Technical field [0001] The field relates to the field of computers, and more specifically to a method and device for resource allocation of PCIe boards. Background technique [0002] The PCIe (High Speed ​​Serial Computer Expansion Bus Standard) bus is an important part of the CPU and is usually integrated inside the CPU. With the progress and development of science and technology, the number of PCIelane (channels) supported by a single CPU is gradually increasing, and the PCIe communication rate is gradually increasing. Large, servers have higher and higher requirements for PCIe device management and security performance. Resource management allocation and security monitoring are two important factors that affect the performance of PCIe devices. Usually, the resource management allocation is realized by the BIOS (Basic Input Output System). According to the needs of the user, the PCIe resources of the CPU are allocated through the BIOS FW. If you want to adapt to different PCIe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/40G06F13/42G06F11/30
CPCG06F13/4068G06F13/4282G06F11/3041G06F11/3051G06F11/3055G06F2213/0026G06F2213/0016G06F13/4022G06F13/4221G06F9/5011
Inventor 卢丽容
Owner SUZHOU LANGCHAO INTELLIGENT TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap