System-level chip and communication method supporting usb and gpio conversion

A system-level chip and USB interface technology, applied in the field of FPGA applications, can solve problems such as high cost and limit user design flexibility, achieve low cost, avoid design complexity, and optimize the effect of system-on-chip architecture

Active Publication Date: 2021-11-26
GOWIN SEMICON CORP LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] For the system-on-chip based on FPGA and MCU design, in order to connect with different kinds of external devices, the system-on-chip needs to be configured with different types of interfaces, but if it is necessary to establish connections between external devices with different interfaces, the current design It needs to be configured with a dedicated transfer interface controller (or control chip), which is costly and limits the flexibility of user design

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System-level chip and communication method supporting usb and gpio conversion
  • System-level chip and communication method supporting usb and gpio conversion
  • System-level chip and communication method supporting usb and gpio conversion

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The system-on-a-chip supporting USB and GPIO conversion and the communication method of the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments. The advantages and features of the present invention will become clearer from the following description. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.

[0031] The embodiment of the present invention relates to a system-level chip supporting USB (Universal Serial Bus) and GPIO (General Input / Output Port) conversion. figure 1 It is a schematic structural diagram of a system-on-a-chip supporting USB and GPIO conversion according to an embodiment of the present invention. see figure 1 , the system level chip of the embodiment of the present invention is mainly based on MCU (microcon...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a system-level chip supporting USB and GPIO conversion and a communication method. Described system level chip is integrated with MCU module, FPGA module, bus system, USB interface and GPIO interface, and described USB interface and GPIO interface all utilize the hardware logic resource configuration of FPGA module, and described system level chip also has connection USB interface and The bridging system of the GPIO interface is used to realize the data format conversion between the USB interface and the GPIO interface under the control of the MCU module. The system-on-a-chip takes into account the functions and advantages of MCU and FPGA, which helps to meet diverse system functional requirements, and, by setting the bridging system, avoids the design complexity of using a USB-to-GPIO dedicated control chip, Make user design more flexible, and the cost is lower. The method uses the system-on-a-chip to perform communication.

Description

technical field [0001] The invention relates to the field of FPGA application, in particular to a system-level chip supporting USB and GPIO conversion and a communication method. Background technique [0002] The function and performance of traditional FPGA (Field Programmable Gate Array, field programmable gate array) and CPU (central processing unit) discrete devices are increasingly difficult to meet the increasingly large and diverse data processing requirements. In order to meet the requirements of performance, scalability and integration Requirements, the industry has proposed a system-on-a-chip (SoC, also called system-on-chip) architecture based on FPGA and MCU (Micro-controller Unit, microcontroller) that integrates the advantages of FPGA and CPU. MCU (microcontroller) usually focuses on the number of I / O interfaces and the size of programmable memory, which is suitable for a large number of input and output (I / O) operations, but its processing power and I / O resourc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/42G06F15/78
CPCG06F13/4282G06F15/7807G06F2213/0038G06F2213/0042
Inventor 赵井坤赵方亮崔明章孙莉莉贾瑞华
Owner GOWIN SEMICON CORP LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products