A High Linearity Gate Voltage Bootstrap Switching Circuit

A technology of gate voltage bootstrapping and switching circuits, which is applied in the direction of logic circuit coupling/interface, logic circuit connection/interface layout, etc. using field effect transistors, and can solve problems such as limiting circuit linearity, affecting linearity, and affecting circuits. To achieve the effect of improving reliability, improving linearity and avoiding voltage drop

Active Publication Date: 2022-05-13
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But the tube is not ideal, there are various parasitic parameters, such as parasitic capacitance, which introduces nonlinear distortion and affects linearity
The parasitic capacitance of the fourth NMOS transistor MN4 greatly affects the linearity of the circuit, because when the clock signal CK is at a high level, the gate voltage of the fourth NMOS transistor MN4 is the power supply voltage VDD, and its source and drain The voltage is the input voltage Vin, so the gate-source capacitance and gate-drain capacitance of the fourth NMOS transistor MN4 are related to the input. When the input is different, the values ​​of the gate-source capacitance and the gate-drain capacitance are also different, and the fourth NMOS transistor MN4 The parasitic capacitance of the bootstrap capacitor Cb is connected to the lower plate, which introduces significant nonlinearity and limits the linearity of the entire circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A High Linearity Gate Voltage Bootstrap Switching Circuit
  • A High Linearity Gate Voltage Bootstrap Switching Circuit
  • A High Linearity Gate Voltage Bootstrap Switching Circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in detail below in conjunction with the accompanying drawings. Apparently, the described embodiments are only some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0022] Such as figure 2 Shown is a high linearity gate voltage bootstrap switch circuit proposed by the present invention, including a first capacitor Cb (the first capacitor Cb is figure 1bootstrap capacitor), the first NMOS transistor MN1, the second NMOS transistor MN2, the third NMOS transistor MN3, the fourth NMOS transistor MN4, the fifth NMOS transistor MN5, the sixth NMOS transistor MN6, the first PMOS transistor MP1, the Two PMOS transis...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A high-linearity gate voltage bootstrap switch circuit, the invention disconnects the connection between the source end of the fourth NMOS transistor and the source end of the first NMOS transistor, and turns the source end of the fourth NMOS transistor to ground, thereby eliminating the need for the first NMOS transistor The correlation between the parasitic capacitance of the four NMOS transistors and the input signal, and the parasitic capacitance of the fourth NMOS transistor is no longer connected to the lower plate of the first capacitor, which reduces the nonlinear capacitance in the circuit and improves the linearity of the overall circuit Simultaneously in order to improve the reliability of the circuit, the present invention also introduces an auxiliary module, so that in the sampling phase, before the clock signal is high and the first PMOS transistor is turned on, the gate voltage of the first PMOS transistor is controlled by the auxiliary module pull down to the ground voltage to turn on the first PMOS transistor, and then disconnect the connection between the auxiliary module and the first PMOS transistor, so that the gate voltage of the first PMOS transistor is no longer pulled down to the ground, but follows the gate voltage from The voltage of the input signal of the switch circuit is raised to ensure that the circuit functions normally and at the same time ensure that the first PMOS transistor will not withstand an excessive high voltage drop.

Description

technical field [0001] The invention belongs to the technical field of analog integrated circuits, and relates to a high-linearity grid voltage bootstrap switch circuit, which can be used in a sample-and-hold circuit, and is especially suitable for a SAR ADC and a CDAC to form a sample-and-hold circuit, which samples and holds an input signal by for subsequent circuit processing. Background technique [0002] With the advancement of integrated circuit technology and the development of the communication industry, signal processing tends to be more and more digital, because digital signals have the advantages of strong anti-interference ability, easy integration, low power consumption, and low cost. But real-world signals usually exist in analog form, such as temperature, sound, etc., which are continuous signals. Analog-to-digital converter (ADC), as an important bridge between analog and digital signals, is an integral part of integrated circuits. [0003] The process of c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & AuthorityPatents(China)
IPC IPC(8): H03K19/0185
CPCH03K19/0185
Inventor唐鹤韦祖迎周绍虎
OwnerUNIV OF ELECTRONICS SCI & TECH OF CHINA