Viterbi deoder
A technology of bit and memory, applied in the field of Viterbi decoder
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0075] Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
[0076] Fig. 13 is a block diagram showing the construction of a Viterbi decoder according to an embodiment of the present invention. The decoder includes: a branch metric calculator 1, used to calculate the metric between the received sequence and each branch; a bit range converter 11, used to calculate the branch metric value calculated by the branch metric calculator 1 The bit range of is transformed so that it is suitable for the number of calculation bits applied in the plus comparison selection (ACS) part 2; the plus comparison selection (ACS) part 2 is used to select the surviving path and calculate the path metric of the surviving path; the path A metric memory 3 for storing path metric values for each internal state; a path memory 4 for storing estimated outputs of selected paths; and a backtracking processor 5 for detecting the most probable path me...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com