Difference input signal receiving circuit
A technology of signal reception and differential input, applied in differential amplifiers, logic circuit connection/interface layout, logic circuit coupling/interface using field effect transistors, etc. Effects of reduced transfer rate, stable hysteresis voltage, and high transfer rate
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0022] The specific implementation manners of the present invention are not limited to the following description, and are now further described in conjunction with the accompanying drawings.
[0023] The differential input signal receiving circuit implemented in the present invention is as follows: figure 2 shown. It consists of a basic amplifying circuit unit and a hysteresis voltage generating circuit unit. The basic amplifier circuit unit includes: PMOS transistor MP1, PMOS transistor MP2, NMOS transistor MN1, NMOS transistor MN2, and PMOS transistor MP10 used as the first-stage amplifier circuit. Initial amplification; and NMOS tube MN3, NMOS tube MN4, PMOS tube MP7, PMOS tube MP8 used as the second-stage amplifier circuit, this stage circuit further amplifies the signal; and NMOS tube MN5, NMOS tube MN6 used as the bias current generating circuit , PMOS tube MP9, this stage circuit provides bias current I for the differential input stage circuit through MP10 bias , I ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


