Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Method of Completing Integrated Function of Chip Design Using Form

A technology that integrates functions and chip design, and is applied in computing, special data processing applications, instruments, etc., and can solve problems such as error-prone, heavy manual integration workload, and poor inheritability.

Inactive Publication Date: 2016-05-11
上海宇芯科技有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] It can be seen that the existing manual integration has a huge workload, is extremely error-prone, and has poor inheritability.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Method of Completing Integrated Function of Chip Design Using Form
  • A Method of Completing Integrated Function of Chip Design Using Form
  • A Method of Completing Integrated Function of Chip Design Using Form

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] In order to make the object, technical solution and advantages of the present invention clearer, various embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings. However, those of ordinary skill in the art can understand that, in each implementation manner of the present invention, many technical details are provided for readers to better understand the present application. However, even without these technical details and various changes and modifications based on the following implementation modes, the technical solution claimed in each claim of the present application can be realized.

[0026] In the following, the method for completing the chip design integration function by using tables in the present invention will be described in detail in conjunction with the accompanying drawings and embodiments.

[0027] (1) Integrated design process with table description.

[0028] The design flow of the present in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for completing chip design integrated functions by form includes: manually inputting content of a sub-module form and an integrated module form; reading in the content of the sub-module form and the integrated module form; and automatically generating a sub-module source code and an integrated module source code according to mapping relation between predefined content of the sub-module form and the integrated module form and source codes of the sub-module form and the integrated module form. By the aid of the method and software script, integrating efficiency can be greatly improved, consistency of a file with the source codes and different modules is guaranteed, and the method also has designing and verifying functions at the same time.

Description

technical field [0001] The invention relates to a method for completing chip design and integration functions by using tables. Background technique [0002] Chip design has reached the scale of tens of millions or even hundreds of millions of transistors, which must be divided into multiple modules and completed by multiple people. In its process, a step is inevitably involved: connecting the sub-modules together, ie integration. Traditionally, integration has been done by manually entering source code. However, due to the huge scale, the number of sub-modules is often hundreds, each of which may have thousands of interfaces, and all connections may exceed tens of thousands. The progress of the project often requires temporary additions, deletions and modifications. The workload is huge, error-prone, and inheritability is poor. Therefore, an efficient and reliable integration method is urgently needed. [0003] Currently, the existing sub-modules and the top-level modules...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 黄寅胡健胡兴微
Owner 上海宇芯科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products