Unlock instant, AI-driven research and patent intelligence for your innovation.

Complex programmable logic device updating method and system

A technology of programming logic and updating method, which is applied in the direction of program control, program control device, electrical program control, etc. safety effect

Inactive Publication Date: 2013-09-18
HONG FU JIN PRECISION IND (SHENZHEN) CO LTD +1
View PDF0 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The addition of auxiliary hardware will bring the inconvenience of CPLD chip upgrade when the programmer is lacking
At the same time, the traditional CPLD update method can read the CPLD code file in the CPLD chip with the help of a programmer, which brings convenience to reverse engineering and reduces the security of the CPLD chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Complex programmable logic device updating method and system
  • Complex programmable logic device updating method and system
  • Complex programmable logic device updating method and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] Such as figure 1 Shown is a structure diagram of a preferred embodiment of the complex programmable logic device update system of the present invention.

[0016] The computer 1 includes a BMC20 and a CPLD chip 30 . The BMC20 is connected to four pins of the JTAG interface of the CPLD chip 30 through four GPIO interfaces. The complex programmable logic device update system 10 runs in the BMC20.

[0017] The JTAG interface is an international standard test protocol (compatible with IEEE 1149.1), which is mainly used for chip internal testing and online programming. The standard JTAG interface has 4 pins, and the pin definitions are as follows:

[0018] pin for TDI data input TDO data output TCK clock signal TMS mode selection

[0019] Because each pin has only one data line, the communication protocol of each pin adopts serial transmission. The clock is input by the TCK pin, and the mode selection is realized by operating t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a complex programmable logic device updating method, which comprises the following steps of obtaining the updating state of a CPLD (complex programmable logic device) chip from BMC (baseboard management controller); judging whether the updating state of the CPLD chip is an updating start; if not, after the JTAG (joint test action group) interface of the CPLD chip is set into a read mode, reading the version information of the CPLD chip; obtaining the version information of a code file which is to be updated to the CPLD chip and is stored in the BMC; judging whether the version information of the code file which is to be updated to the CPLD chip is more than the version information of the CPLD chip; when the updating state of the CPLD chip is more than or is the updating start, after the JTAG interface of the CPLD chip is set into a write mode, writing the code file to be updated to the CPLD chip into the CPLD chip. The invention also provides a complex programmable logic device updating system. According to the invention, the complex programmable logic device can be updated under the condition that no other pieces of auxiliary hardware are used.

Description

technical field [0001] The invention relates to a complex programmable logic device update method and system, in particular to a computer complex programmable logic device update method and system. Background technique [0002] Complex Programmable Logic Device (CPLD), as a mature digital integrated design technology, has been widely used. The traditional CPLD update method is to download the CPLD code file to the CPLD chip through the download cable, and the most commonly used method is to perform the update action through the standard Joint Test Action Group (JTAG) interface. [0003] The traditional CPLD update method requires a programmer as auxiliary hardware, and the CPLD code file to be updated is downloaded to the CPLD chip through the programmer. The addition of auxiliary hardware will bring the inconvenience of upgrading the CPLD chip when the programmer is lacking. At the same time, the traditional CPLD update method can read the CPLD code file in the CPLD chip ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/445G05B19/05
Inventor 黄嘉庆
Owner HONG FU JIN PRECISION IND (SHENZHEN) CO LTD