Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

598 results about "Programmer" patented technology

A programmer (hardware), device programmer, chip programmer, device burner, or PROM writer is a piece of electronic equipment that arrange written software to configure programmable non-volatile integrated circuits, called programmable devices. The target devices include; PROM, EPROM, EEPROM, Flash memory, eMMC, MRAM, FeRAM, NVRAM, PLD, PLA, PAL, GAL, CPLD, FPGA, and MCU. These are terminologies in the field of computer hardware.

Web browser program feedback system

A method and apparatus for providing feedback to a programmer of a web based application notifying the programmer of application errors encountered by an end user of the application. A user error table is created to log application errors when a user computer is running the web based application. The present invention searches the user error table to determine whether an application error has occurred and only those errors which occur for a first time are forwarded to a server responsible for collecting the programmer's e-mail. A server error table is created to log those error messages received by the server and only those error messages which are unique are forwarded to the programmer. The programmer does not receive duplicate error messages relating to the same error and can use the feedback provided by the present invention to correct the application in subsequent versions. Error messages are filtered at the user computer level and at the server level such that the programmer will receive error messages for a particular programming error only once. The programmer is not inundated with multiple error messages relating to the same error by multiple users. Most preferably, the present invention is a computer program product incorporating known source code containing the means for providing feedback to the programmer of application errors stored on a server accessible to users who can download the application onto their user computers.
Owner:IBM CORP

Procedure level software and hardware collaborative design automatized development method

The invention provides a procedure level software and hardware collaborative design automatized development method, which is characterized in that the method comprises the following steps: step 1, using high level languages to complete the system function description which comprises the transfer of the software and hardware collaborative functions; step 2, dynamically dividing the software and hardware functions; step 3, linking and executing the step; and step 4, judging and ending the step (judging whether the execution of all functions is completed, ending the step if the execution of all functions is completed, and otherwise, returning parameters used for dividing to the second step to enter a next circulation). The invention uses the procedure level software and hardware uniform programming model for shielding the difference realized by bottom layer hardware to realize the goal of transparent effect of reconstruction devices on program users. The programming model encapsulates the hardware accelerator into C Language functions for bringing convenience for the programming by users, and in addition, the dynamic software and hardware division during the operation is supported, so the division is transparent to programmers, and the utilization rate of reconstruction resources is improved.
Owner:HUNAN UNIV

Automatic vectorizing method for heterogeneous SIMD expansion components

The invention relates to the field of high-performance computing automatic parallelization, in particular to an automatic vectorizing method for heterogeneous SIMD expansion components. The automatic vectorizing method is suitable for the heterogeneous SIMD expansion components with different vector quantity lengths and different vector quantity instruction sets, a set of virtual instruction sets are designed, and an input C and a Fortran program can be converted into an intermediate representation of virtual instructions under an automatic vectorizing unified framework. The virtual instruction sets are automatically converted into vectorizing codes for the heterogeneous SIMD expansion components through solving virtualization of the vector quantity lengths and solving virtualization of the instruction sets so that a programmer can be free from complex manual vectorizing coding work. The vectorizing method is combined with relative optimizing methods, vectorizing recognition is carried out from different granularities, mixing parallelism of a circulation level and a basic block level is explored to the greatest extent through conventional optimization and invocation point optimization, the redundancy optimization is carried out on generated codes through the analysis about striding data dependence of a basic block, and executing efficiency of a program is effectively improved.
Owner:THE PLA INFORMATION ENG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products