A Method of Optimizing the Power Consumption of Three-valued FPRM Circuit Using Exhaustive Method
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
An exhaustive method and circuit technology, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., can solve the problems of multi-valued RM circuit power consumption optimization technology that has not been studied.
Active Publication Date: 2017-09-29
NINGBO UNIV
View PDF2 Cites 0 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
However, experts and scholars at home and abroad mainly focus on the polarity conversion technology of multi-valued RM logic circuits, and have not studied the power consumption optimization technology of multi-valued RM circuits.
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment 1
[0038] Embodiment one: a kind of ternary FPRM circuit power consumption optimization method utilizing exhaustive method, comprises the steps:
[0039] ①Establish the power consumption estimation model of the ternary FPRM circuit:
[0040] ①-1 The three-valued FPRM circuit is expressed as the following form using the three-valued FPRM logic function:
[0041]
[0042] Among them, n is the function f p (x n-1 ,x n-2 ,...,x 0 ), the number of variables for x n-1 ,x n-2 ,...,x 0 represents the function f p (x n-1 ,x n-2 ,...,x 0 ) of n input variables, p represents the function f p (x n-1 ,x n-2 ,...,x 0 ) polarity, the polarity p is expressed as p in n-bit ternary form n-1 p n-2 …p 0 ,p j ∈{0,1,2}, j=0,1,2,...,n-1, ⊕ means multi-input modulo 3 addition operation, ∑ is the accumulation symbol, the symbol "*" means the multiplication sign, i=0,1 ,2,…,3 n -1, i is expressed as i in n-digit ternary form n-1 i n-2 …i 0 , i j ∈{0,1,2},a i is the FPRM coeffic...
Embodiment 2
[0062] Embodiment two: a kind of ternary FPRM circuit power consumption optimization method utilizing exhaustive method, comprises the following steps:
[0063] ①Establish the power consumption estimation model of the ternary FPRM circuit:
[0064] ①-1 The three-valued FPRM circuit is expressed as the following form using the three-valued FPRM logic function:
[0065]
[0066] Among them, n is the function f p (x n-1 ,x n-2 ,...,x 0 ), the number of variables for x n-1 ,x n-2 ,...,x 0 represents the function f p (x n-1 ,x n-2 ,...,x 0 ) of n input variables, p represents the function f p (x n-1 ,x n-2 ,...,x 0 ) polarity, the polarity p is expressed as p in n-bit ternary form n-1 p n-2 …p 0 ,p j ∈{0,1,2}, j=0,1,2,...,n-1, ⊕ means multi-input modulo 3 addition operation, ∑ is the accumulation symbol, the symbol "*" means the multiplication sign, i=0,1 ,2,…,3 n -1, i is expressed as i in n-digit ternary form n-1 i n-2 …i 0 , i j ∈{0,1,2},a i is the FP...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
PUM
Login to view more
Abstract
The invention discloses a method for optimizing the power consumption of a ternary FPRM circuit using an exhaustive method. Firstly, the ternary FPRM circuit is represented by a ternary FPRM logic function under p polarity, and then the ternary FPRM logic function contained in the ternary FPRM logic function is decomposed Multi-input operation, obtain multiple two-input modulo 3-add gates and multiple two-input modulo 3-multiply gates under p polarity, and use the power consumption caused by two-input modulo 3-add gates and two-input modulo 3-multiply gates as p polarity Based on the power consumption of the ternary FPRM circuit below, the power consumption estimation model of the ternary FPRM circuit is constructed. Finally, the exhaustive method is used to search for the best polarity of power consumption of the ternary FPRM circuit, and the minimum power consumption of the ternary FPRM circuit is obtained by searching. The best polarity of power consumption and power consumption; the advantage is that the power consumption optimization of the ternary FPRM circuit can be realized; 13 MCNC Benchmark circuits are randomly used for simulation verification, and the best polarity searched by the present invention is compared with 0 polarity, modulo 3 The average number of added gates is saved by 54.94%, the average number of modular 3-multiplied gates is saved by 46.89%, and the average power consumption is saved by 72.72%. The power consumption optimization effect is remarkable.
Description
technical field [0001] The invention relates to a method for optimizing the power consumption of a ternary FPRM circuit, in particular to a method for optimizing the power consumption of a ternary FPRM circuit using an exhaustive method. Background technique [0002] With the continuous development of the scale and integration of integrated circuits, digital circuits will inevitably encounter problems such as power consumption, area and speed. Traditional digital circuits mostly use binary logic, but the low information content of binary signals has become the main factor restricting the development of integrated circuits. The multi-valued logic circuit increases the ability to carry information in a single line, which can effectively improve the utilization rate of space or time, reduce the connection of digital systems, and save circuit area and cost. The three-valued logic whose base is 3 has the smallest base in the algebraic system of multi-valued logic, which is easy ...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to view more 
Login to view more