Unlock instant, AI-driven research and patent intelligence for your innovation.

Methods used for failure analysis

A technology of failure address and electrical failure, applied in the field of failure analysis, can solve the problems of reflection, inaccuracy, low efficiency, etc.

Active Publication Date: 2018-11-16
SEMICON MFG INT (SHANGHAI) CORP
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this method is inefficient and imprecise
In addition, some physical structures cannot be reflected in the electrical address, making it difficult to find the physical failure address through the failure electrical address
For example, the physical structure of the image sensor contains some rows and columns, which will not output images when they are converted into the electrical structure, so the number of rows and columns of the final electrical address will be less than the physical rows and columns; and because it is impossible to know which physical rows and columns do not output images, Therefore, the greater the difference between the number of electrical rows and columns and the number of physical rows and columns, the more difficult it is to accurately find the actual failure location using the existing direct inspection method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Methods used for failure analysis
  • Methods used for failure analysis
  • Methods used for failure analysis

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] In the following description, numerous specific details are given in order to provide a more thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without one or more of these details. In other examples, some technical features known in the art are not described in order to avoid confusion with the present invention.

[0021] It should be understood that the invention can be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

[0022] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the / the" are intended to include...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method for failure analysis, comprising the following steps: introducing failure to a specific position of a chip; testing out the electrical address of the failure position; and determining the conversion relationship between an electrical failure address and a physical failure address based on the specific position and the electrical address. Through the method for failure analysis provided by the invention, the corresponding relationship between an electrical failure address and a physical failure address can be identified effectively, and therefore, the address of an actually failing physical unit of a chip can be calculated out precisely based on an electrical failure address obtained from test, and a good basis is provided for physical failure analysis of next phase.

Description

technical field [0001] The present invention relates to the technical field of semiconductors, in particular to a method for failure analysis (Failure Analysis, FA). Background technique [0002] Generally speaking, the failure of integrated circuits is inevitable in the process of development, production and use. With the continuous improvement of people's requirements for product quality and reliability, failure analysis is becoming more and more important. Chip failure analysis can help IC designers and factory process technicians find design defects, mismatch of process parameters, or improper design and operation. [0003] In the existing failure analysis method, the electrical address of the failure location is usually obtained by testing first, and then the adjacent area of ​​the failure address is directly checked on the chip to find the actual physical failure location where the abnormality occurs. However, this method is inefficient and imprecise. In addition, s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/66
Inventor 康静张冠杰林杰张哲
Owner SEMICON MFG INT (SHANGHAI) CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More