Supercharge Your Innovation With Domain-Expert AI Agents!

Cap layer for spacer-constrained epitaxially grown material on fins of a finfet device

A technology of epitaxial material and capping layer, applied in electrical components, semiconductor devices, electric solid devices, etc., can solve problems such as damage function and resistance difference

Active Publication Date: 2016-09-28
GLOBALFOUNDRIES U S INC MALTA
View PDF5 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Differences in size can cause differences in resistance
Furthermore, densely spaced fins 110 may be associated with individual devices (eg, N-channel devices and P-channel devices), and fused epitaxial material structures 140 may cause shorts between closely spaced fins 110 of individual devices, which can destroy their function

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Cap layer for spacer-constrained epitaxially grown material on fins of a finfet device
  • Cap layer for spacer-constrained epitaxially grown material on fins of a finfet device
  • Cap layer for spacer-constrained epitaxially grown material on fins of a finfet device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] Various exemplary embodiments of the invention are described below. In the interest of clarity, all features of an actual implementation will be described in this specification. It should be understood, of course, that in developing any such practical embodiment, a number of implementation-specific decisions must be made to achieve the developer's specific goals, such as compliance with system-related and business-related constraints, which will vary from implementation to implementation. Change. Furthermore, it should be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

[0051]The inventive subject matter will now be described with reference to the accompanying drawings. Various structures, systems and devices are illustrated in the drawings for purposes of explanation only and to avoid obscuring the invention wi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a cap layer for a spacer-constrained epitaxially grown material on fins of a finfet device; a method includes forming at least one fin in a semiconductor substrate. A fin spacer is formed on at least a first portion of the at least one fin. The fin spacer has an upper surface. The at least one fin is recessed to thereby define a recessed fin with a recessed upper surface that it is at a level below the upper surface of the fin spacer. A first epitaxial material is formed on the recessed fin. A lateral extension of the first epitaxial material is constrained by the fin spacer. A cap layer is formed on the first epitaxial material. The fin spacer is removed. The cap layer protects the first epitaxial material during the removal of the fin spacer.

Description

technical field [0001] The present disclosure relates generally to the fabrication of semiconductor devices, and more particularly to a method of using spacers to limit epitaxial growth on fins of a FinFET device and providing a capping layer to protect the epitaxial material during removal of the spacers. Background technique [0002] In modern integrated circuits (such as microprocessors, memory devices, etc.), a very large number of circuit elements, especially transistors, are provided on a limited chip area. Transistors come in various shapes and forms, eg, planar transistors, FinFET transistors, nanowire devices, and more. Transistors are typically NMOS (NFET) or PMOS (PFET) devices, where the "N" and "P" designations are based on the type of dopant used to create the source / drain regions of the device. The so-called CMOS (Complementary Metal Oxide Semiconductor, Complementary Metal Oxide Semiconductor) technology or product refers to an integrated circuit product man...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L29/78
CPCH01L29/66484H01L29/6653H01L29/66553H01L29/7855H01L21/845H01L29/66545H01L29/66795H01L29/7848H01L29/785H01L27/1211H01L29/665H01L21/823807H01L21/823821H01L21/823864H01L27/0924H01L29/7851H01L29/1054
Inventor A·C·魏G·布赫
Owner GLOBALFOUNDRIES U S INC MALTA
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More