Synchronous trigger circuit for multi-channel logic analyzer based on calibration
A logic analyzer and trigger circuit technology, applied in the field of logic analyzers, can solve the problems of low identification efficiency of trigger circuits, achieve the effects of correcting channel synchronization deviation, improving accuracy, and improving identification efficiency
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0023] The multi-channel logic analyzer synchronous trigger circuit based on calibration of the present invention, on the basis of the original multi-channel logic analyzer trigger circuit built with several N-channel 1-level code pattern trigger circuits, the N-channel 1-level 1-level The pattern trigger circuit is replaced by an N-channel 1-bit multi-level sequence trigger circuit, and a trigger word conversion module is configured for each N-channel 1-bit multi-level sequence trigger circuit. The trigger word conversion module is based on the synchronization deviation of each channel sent by the calibration circuit Sequence, convert the trigger word originally used in the N-channel 1-bit 1-level pattern trigger circuit into a sequence trigger word to control the triggering of the N-channel 1-bit multi-level sequence trigger circuit to achieve accurate data triggering. Obviously, the N-channel K-level D-bit trigger circuit includes K×D N-channel 1-bit multi-level sequence tri...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


