Long Bit-Width Timing Accumulate Multiplier

A multiplier and timing technology, which is applied in the field of long-bit-width sequential accumulation multipliers, can solve the problems of complex clock frequency and full adder complexity increase, and achieve the effect of high clock frequency and margin guarantee

Active Publication Date: 2019-06-07
SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT +1
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But when the multiplicand data bit width is wide, the complexity of the full adder will increase exponentially, and its complex combinational logic limits the increase of the clock frequency, so that the multiplier can only run at low speed

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Long Bit-Width Timing Accumulate Multiplier
  • Long Bit-Width Timing Accumulate Multiplier
  • Long Bit-Width Timing Accumulate Multiplier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In order to make the content of the present invention clearer and easier to understand, the content of the present invention will be further described below in conjunction with the accompanying drawings of the specification. Of course, the present invention is not limited to this specific embodiment, and general replacements well known to those skilled in the art are also covered by the protection scope of the present invention.

[0024] The following is attached Figure 1-4 The present invention is further described in detail with specific examples. It should be noted that the drawings all adopt a very simplified form and use non-precise proportions, and are only used to facilitate and clearly achieve the purpose of assisting the description of this embodiment.

[0025] In this embodiment, in the accumulation process, the original complete long-bit width full adder structure is split into a combination of multiple k-bit full adders and a k-bit half adder. The full adder p...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a long bit width time sequence accumulation multiplying unit, which comprises a clock, a data operation module and a carry register, wherein the data operation module carries out operation on data to finish various types of work; a full adder is arranged in the data operation module; the full adder segments products obtained by accumulation, and multiplicands into different intervals according to bit width, the bit widths of full adders in different intervals are subjected to addition calculation when the data operation module enters an accumulation working state, and carry information is stored in the carry register; and when a next clock edge comes, the product of the shifted multiplicand and carry data of a previous level is accumulated to generate a new product and carry data, the new product and carry data can be stored in the carry register, and circulation is carried out in the above way until data in a multiplier is completely shifted. The data bit width calculated by the multiplying unit can be infinitely increased so as to get rid of limitation, which is caused by the multiplication data bit width, for the maximum work clock frequency of the multiplying unit, and the multiplying unit can stably work under extremely high clock frequency.

Description

Technical field [0001] The invention relates to the technical field of digital circuits, in particular to a long-bit-width time sequence accumulation multiplier. Background technique [0002] As a basic unit in digital circuits, digital multipliers have always played a pivotal role in data processing and timing control. Especially in digital signal processing, a large number of digital multipliers are used in digital low-pass, high-pass, and band-pass filters. The speed of the multiplier often determines the speed of signal processing. In the CIS system, a multiplier needs to be used to calculate the exposure time. The system clock is relatively fast. The use of ordinary multipliers often cannot meet the requirements. Therefore, it is necessary to optimize the existing timing accumulation multiplier so that the multiplier can adapt to high-speed clocks. Demand. [0003] The commonly used time sequence accumulating multiplier, at each clock edge, shifts the multiplicand by one bit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F7/523
CPCG06F7/523
Inventor 袁庆张远张小亮李琛史汉臣
Owner SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products