Processor Chip Emulator

An emulator and processor technology, applied in the field of emulators, can solve problems such as unfavorable development, debugging and testing, affecting development efficiency, functional differences between emulators and actual chips, etc., to improve development and debugging efficiency, and facilitate development and debugging. Effect

Active Publication Date: 2018-12-11
SHANGHAI HUAHONG INTEGRATED CIRCUIT
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In this way, when the emulator executes the user program at full speed and enters the low-power mode, the user issues an instruction to stop the user program from being executed at full speed through the integrated development environment, or the user executes the configuration processor chip to enter the low-power consumption mode in a single step through the integrated development environment. After the user program statement in power consumption mode, because the emulation chip enters the low power consumption mode, the monitoring program statement for exporting the chip state cannot be executed, and the chip state data cannot be returned to the integrated development environment, or the returned data is abnormal (for example, not within the normal range ), resulting in the integrated development environment being unable to obtain the response data returned by the emulator or the data is abnormal, and after stopping the full-speed operation or stepping through the user program statement, there is no response, crash, restart or display abnormal chip status parameters, giving Debugging user programs by users causes troubles and affects development efficiency
Some existing emulators do not implement low power consumption mode in the emulation chip of the emulator to avoid the above problems, but this also causes functional differences between the emulator and the actual chip, which is not conducive to emulator-based User program development, debugging and testing

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Processor Chip Emulator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0011] Such as figure 1 As shown, the processor chip emulator includes: an emulation chip 2, a monitoring module 3, and an integrated development environment software 5 and an interface software 4 installed on a user computer. The emulation chip 2 has a processor status register 6 and a PC recording register 7 . The monitoring module 3 is connected with the emulation chip 2 through the access interface 8, and is connected with the user computer through the debugging interface 9 to realize information transmission with the interface software 4, and the interface software 4 communicates with the integrated development environment software through the communication interface channel 10. 5 for information transmission.

[0012] The emulation chip 2 can simulate all functions of the product chip, including the function of entering and exiting the low power consumption state; at the same time, the processor status register 6 and the PC record register 7 belonging to the debugging l...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a processor chip simulator, comprising a simulation chip, a monitoring module, and integrated development environment software and interface software installed on a user computer. A processor state register and a PC ((Program Counter) record register are arranged in the simulation chip. The monitoring module is connected with the simulation chip through an access interface, is connected with the user computer through a debugging interface and carries out information transmission with the interface software. The interface software carries out information transmission with the integrated development environment software through a communication interface. If the interface software discovers that the simulation chip is in a low power consumption mode, content of the PC record register is read through the monitoring module. The information indicating that the simulation chip is in the low power consumption mode and the content of the PC record register are returned to the integrated development environment software. The integrated development environment software displays the fact that the simulation chip is currently in the lower power consumption state. According to the processor chip simulator, a user program can be developed and debugged conveniently and the development efficiency of the user program is improved.

Description

technical field [0001] The invention relates to the field of emulators, in particular to a processor chip emulator. Background technique [0002] There is a user program developed by the user in the processor chip. In the writing and debugging of the user program, the tool used is generally an emulator. The emulator uses an emulation chip containing various functions of the product processor chip to simulate the working behavior of the product processor chip, and the emulation chip and other parts of the emulator (program memory for storing user programs, data memory for storing data, and user The integrated development environment on the computer, etc.) cooperates to realize the simulation operation of the user program and various debugging functions. [0003] Many processor chips are designed with a low power consumption mode, which can control the processor to enter the low power consumption mode after executing the user program configuration statement. In order to meet ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/36G06F15/78
CPCG06F11/3644G06F11/3652G06F11/3656G06F15/7832Y02D10/00
Inventor 许国泰
Owner SHANGHAI HUAHONG INTEGRATED CIRCUIT
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products