Reference circuit with direct proportion of abrupt change temperature to absolute temperature
A reference circuit, absolute temperature technology, applied in the direction of adjusting electrical variables, control/regulating systems, instruments, etc., can solve problems such as abnormal operation
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0026] The specific circuit diagram of the present invention is as follows Figure 4 A circuit diagram of Embodiment 1 of a reference circuit whose steep change is proportional to absolute temperature is shown in the circuit diagram. It contains: the first resistor R 1 , the second resistor R 2 , the third resistor R 3 , the fourth resistor R 4 , the fifth resistor R 5 , the sixth resistor R 6 , the seventh resistor R 7 , the first PNP transistor Q 1 , the second PNP transistor Q 2 , the third PNP transistor Q 3 , the first inverter I 1 , the second inverter I 2 , NMOS transistor N 1 , Amplifier A 1 , where the first resistor R 1 One end is connected to the power supply, and the other end is connected to the second resistor R 2 one end and the first PNP transistor Q 1 the emitter, the second resistor R 2 The other end of the first PNP transistor Q 1 The base, the first PNP transistor Q 1 The collector, the third resistor R 3 one end and the first inverter I ...
Embodiment 2
[0034] The specific circuit diagram of the present invention is as follows Figure 5 A circuit diagram of Embodiment 2 of a reference circuit whose steep change is proportional to absolute temperature is shown in the circuit diagram. It contains: the first resistor R 1 , the second resistor R 2 , the third resistor R 3 , the fourth resistor R 4 , the fifth resistor R 5 , the sixth resistor R 6 , the first PNP transistor Q 1 , the second PNP transistor Q 2 , the third PNP transistor Q 3 , the first inverter I 1 , the second inverter I 2 , the third inverter I 3 , NMOS transistor N 1 , Amplifier A 1 , where the first resistor R 1 One end is connected to the power supply, and the other end is connected to the second resistor R 2 one end and the first PNP transistor Q 1 the emitter, the second resistor R 2 The other end of the first PNP transistor Q 1 The base, the first PNP transistor Q 1 The collector, the third resistor R 3 one end and the first inverter I 1...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


