Semiconductor device safety authentication method
A security authentication and semiconductor technology, applied in the field of security authentication of semiconductor devices, can solve problems such as easy deciphering, encryption and decryption method retention, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0069] Please refer to figure 2 and Figure 2a-2e The content shown is to understand the manufacturing method of the transistor in this embodiment, and the steps of forming the transistor include:
[0070] First, execute step S10, please refer to Figure 2a , forming a device layer 110 on the semiconductor substrate;
[0071] Next, execute step S11, please refer to Figure 2b , forming a bottom anti-reflection layer 111 on the device layer 110;
[0072] Next, execute step S12, please refer to Figure 2c , forming a patterned mask layer on the bottom anti-reflection layer 111, the patterned mask layer 112 exposing part of the surface of the bottom anti-reflection layer 111 and part of the surface of the device layer 110;
[0073] Next, execute step S13, please refer to Figure 2d , removing the part of the surface of the device layer exposed by the patterned mask layer 112; here, shrinking the device layer 110 exposed by the patterned mask layer 112 refers to step S12, s...
Embodiment 2
[0076] Please refer to image 3 and Figure 3a-3e The content shown understands the manufacturing method of the thin-film resistor (Rs) in this embodiment, and the steps of forming the thin-film resistor include:
[0077] First, execute step S20, please refer to Figure 3a , forming a device layer on the semiconductor substrate;
[0078] Next, execute step S21, please refer to Figure 3b , forming a bottom anti-reflection layer 211 on the device layer 210;
[0079] Next, execute step S22, please refer to Figure 3c , forming a patterned mask layer 212 on the bottom anti-reflection layer 211, the patterned mask layer 212 exposing part of the surface of the bottom anti-reflection layer 211 and part of the surface of the device layer 210;
[0080] Next, execute step S23, please refer to Figure 3d , removing part of the surface of the device layer 210 exposed by the patterned mask layer 212;
[0081] Next, execute step S24, please refer to Figure 3e , removing the patter...
Embodiment 3
[0083] Please refer to Figure 4 and Figure 4a ~ 4f Shown content comprehends the manufacturing method of contact resistance (Rc) in the present embodiment, compares Figure 4 and image 3 flow chart and Figure 3e and Figure 4f It can be seen that the difference between the two is that due to the different types of circuits prepared, there are differences in the required process steps, that is, Rc has one more contact window (CT) 313 than Rs in the structure, and the steps of forming the contact resistance include:
[0084] First, execute step S30, please refer to Figure 4a , forming a device layer 310 on the semiconductor substrate;
[0085] Next, execute step S31, please refer to Figure 4b , forming a bottom anti-reflection layer 311 on the device layer 310;
[0086] Next, execute step S32, please refer to Figure 4c , forming a patterned mask layer 312 on the bottom anti-reflection layer 311, the patterned mask layer 312 exposing part of the surface of the bott...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


