Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Testing device and method for FPGA chip function

A technology of functional testing and chip testing, which is applied in measuring devices, digital circuit testing, electronic circuit testing, etc. It can solve the problems of no automatic comparison function between test results and simulation results, limited test input timing signals, and impossibility of execution.

Inactive Publication Date: 2019-03-29
CHINA NUCLEAR CONTROL SYST ENG
View PDF6 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Existing information is that Chinese patent CN103472386 has developed a set of chip testing device and method based on FPGA. The feedback signal of the chip to be tested, and the timing of the test results are displayed to the host computer, but it is impossible to test multiple chips at the same time, and the test input timing signal is limited, and it is impossible to perform all the stimulation of the FPGA functional simulation test, and the test results need to be determined separately. There is also no automatic comparison function between test results and simulation results, and it is impossible to confirm whether the FPGA function simulation results are consistent with the logic functions on the real FPGA chip.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Testing device and method for FPGA chip function

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The present invention will be described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0028] Such as figure 1 As shown, the FPGA chip functional testing device of the present invention comprises host computer 1, PXIe chassis 2, high-speed digital I / O card 3, PCB board 4, FPGA chip 5 to be tested, and host computer 1 passes Ethernet line 6 and PXIe chassis 2 The PXIe chassis 2 is inserted with a high-speed digital I / O card 3, the high-speed digital I / O card 3 communicates with each other through the PXIe bus 8, and the high-speed digital I / O card 3 communicates with the PCB board 4 through the I / O cable 7 The PCB board 4 is provided with a chip packaging socket, and the FPGA chip 5 to be tested is placed on the PCB board 4 chip socket.

[0029] The host computer 1 is provided with a pin parameter setting module 9 for setting the number of pins of the chip to be tested and the properties of the pins; for setting the configurati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of FPGA chip function testing, in particular to a testing device and a method for an FPGA chip function capable of reflecting whether the timing simulationresult of the FPGA function is consistent on the logic function of a real FPGA chip. The device comprises a host computer, a PXIe chassis, high-speed digital I / O cards, a PCB, and a to-be-tested FPGAchip. The host computer is connected to the PXIe chassis which has high-speed digital I / O cards inserted therein. The high-speed digital I / O cards communicate with each other through a PXIe bus and are connected to the PCB. A chip package socket is provided in the PCB. The to-be-tested FPGA chip is placed at the chip package socket. A pin parameter setting module used for setting the number of pins of the to-be-tested chip and pin attributes and a configuration module used for setting input and output voltage signals for each channel of the high-speed digital I / O cards are provided in the host computer. The testing device and the method for the FPGA chip function can realize the distributed transmission and acquisition of signals, test multiple chips at one time, and can reflect whether the simulation result of the FPGA function is consistent on the logic function of the real FPGA chip.

Description

technical field [0001] The invention belongs to the technical field of FPGA chip function testing, in particular to an FPGA chip function testing device and method capable of reflecting whether the FPGA function timing simulation results are consistent with the logical functions on the real FPGA chip. Background technique [0002] In order to verify whether the logic function of the FPGA is correct, it is generally confirmed through the FPGA function simulation test, but whether the FPGA logic program can be consistent with the FPGA function simulation test results after being downloaded to the FPGA chip requires an FPGA chip test. function test. Existing information is that Chinese patent CN103472386 has developed a set of chip testing device and method based on FPGA. The feedback signal of the chip to be tested, and the timing of the test results are displayed to the host computer, but it is impossible to test multiple chips at the same time, and the test input timing sig...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/3177G01R31/317
CPCG01R31/31713G01R31/31718G01R31/3177
Inventor 徐展李朝历李想
Owner CHINA NUCLEAR CONTROL SYST ENG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products