Margin test for one-time programmable memory (OTPM) array with common mode current source
A technology of current margin and memory, which is applied in the field of margin test of one-time programmable memory array, and can solve problems such as FET oxide damage
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0011] The present disclosure relates to margin testing, and more particularly, to a circuit and method for margin testing of a one-time programmable memory (OTPM) array with a common-mode current source. In a more specific embodiment, the present disclosure is an improved margin test that tracks the common mode current level of an OTPM cell.
[0012] In a non-volatile cell, the threshold voltage (Vt) shift depends on the charge trapped in the oxide of a pair of field effect transistors (FETs). Programming the FET increases the threshold voltage (Vt), which increases the likelihood of damage to the oxide (ie, the gate of the FET may be shorted to the source). When a fault occurs, the gate is shorted to the source or drain of the FET, depending on the bias conditions. In addition, one-time programmable memory (OTPM) arrays use dual cells and a pair of FETs to program the OTPM array. The dual cell of OTPM is a pair of thin oxide high threshold voltage (HVT) NFET base devices. ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



