An electrostatic discharge protection structure and method of making the same
A technology of electrostatic discharge protection and manufacturing method, which is applied to circuits, electrical components, electric solid devices, etc., can solve problems such as inability to achieve uniform conduction and discharge, and achieve the effect of improving the overall protection capability
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0044] An electrostatic discharge protection structure is provided in this embodiment, please refer to figure 2 , which is shown as a plan layout diagram of the electrostatic discharge protection structure 200, including an idle area 201, a discharge element area 202 and a substrate contact portion 206, wherein the discharge element area 202 surrounds the idle area 201, and the substrate The bottom contact portion 206 surrounds the discharge element region 202 .
[0045] As an example, a plurality of NMOS transistors connected in parallel are arranged in the discharge element region 202 , and the NMOS transistors include a gate 203 , a source 204 and a drain 205 located on both sides of the gate 203 . In this embodiment, at least two of the NMOS transistors share a source, and at least two of the NMOS transistors share a drain, so as to save layout space.
[0046] As an example, a plurality of NMOS transistors may adopt a multi-finger cross-parallel structure (not shown) to ...
Embodiment 2
[0053] This embodiment provides a method for making an electrostatic discharge protection structure, please refer to image 3 , shown as a process flow chart of the manufacturing method, comprising the following steps:
[0054] S1: providing a semiconductor substrate;
[0055] S2: defining an idle area and a discharge element area in the semiconductor substrate, wherein the discharge element area surrounds the idle area;
[0056] S3: forming a plurality of NMOS transistors connected in parallel in the discharge element region;
[0057] S4: forming a substrate contact portion, the substrate contact portion surrounding the area of the discharge element.
[0058] Specifically, the semiconductor substrate may be a P-type substrate, or an N-type substrate provided with a P well.
[0059] Specifically, no discharge element is provided in the idle area. In this embodiment, a step of forming a shallow trench isolation structure in the idle area is also included.
[0060] Specif...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


