FPGA, double-screen television, startup display method, equipment and medium
A technology to be displayed and image, applied in electrical components, image communication, selective content distribution, etc., can solve problems such as blurry screen, unstable image signal, black screen, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0061] figure 1 A schematic structural diagram of an FPGA provided by an embodiment of the present invention, such as figure 1 As shown, the FPGA100 includes: a graphics card generation module 101, an output TX module 102 and a VBO-RX module 103;
[0062] The VBO-RX module 103 is configured to send a first signal to the MCU200 when it does not receive a stable image signal;
[0063] The graphic card generation module 101 is configured to receive the startup command sent by the MCU200 after receiving the first signal, and generate the LOGO image to be displayed on the lower panel according to the graphic card information of the pre-saved LOGO image, wherein, Chart information includes light transmittance information;
[0064] The output terminal TX module 102 is used to receive the LOGO image to be displayed on the lower panel, and send the LOGO image to the lower panel for display.
[0065] In the embodiment of the present invention, the FPGA 100 includes a graphic card gen...
Embodiment 2
[0084] In order to display the LOGO image more accurately, on the basis of the foregoing embodiments, in the embodiment of the present invention, the map generation module 101 includes:
[0085] The obtaining submodule 1011 is configured to obtain the graphic card information of the pre-saved LOGO image after receiving the startup command sent by the MCU200, and send the graphic card information to the timing control submodule 1013;
[0086] Timing generation sub-module 1012, configured to generate a first timing signal for controlling the display of the LOGO image according to the received clock signal sent by the MCU, and send the first timing signal to the timing control sub-module 1013 ;
[0087]The timing control sub-module 1013 is configured to determine each target moment for displaying the LOGO image according to the received first timing signal, and at each target moment, the lower panel generated according to the graphic card information will The LOGO image to be di...
Embodiment 3
[0102] In order to establish a stable connection between the VBO-RX module 103 and the image signal, on the basis of the above-mentioned embodiments, in the embodiment of the present invention, the VBO-RX module 103 is also used to When a control signal is received, the VBO-RX module 103 is controlled to reset, wherein the first control signal is sent by the MCU after receiving the first signal.
[0103] In the embodiment of the present invention, the VBO-RX module 103 resets after receiving the first control signal sent by the MCU200, wherein the first control signal is generated by the MCU200 after receiving the first signal.
[0104] In the embodiment of the present invention, after the FPGA100 finishes loading the netlist file, the MCU200 configures parameters for the VBO-RX module 103 in the FPGA100, and after a reset, the VBO-RX module 103 starts to establish a connection with the image signal.
[0105] In order to reset itself when the VBO-RX module 103 determines that ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com