Unlock instant, AI-driven research and patent intelligence for your innovation.

Systems and methods for maintaining performance

A performance, integrated circuit technology, applied in the field of systems that maintain the performance of integrated circuits, can solve the problem that the power management system does not take into account the changes in the performance of the system application.

Inactive Publication Date: 2006-07-26
HEWLETT-PACKARD ENTERPRISE DEV LP
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, power management systems do not account for variations that may affect application performance across different systems

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Systems and methods for maintaining performance
  • Systems and methods for maintaining performance
  • Systems and methods for maintaining performance

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The disclosure generally relates to systems and methods for maintaining performance (eg, frequency) of integrated circuits applying power management. In some embodiments, the systems and methods determine the operating power limit as a function of at least one varying characteristic of an integrated circuit that affects performance. In some embodiments, substantially constant performance may be maintained for a given design, eg, for an integrated circuit on a given application.

[0015] figure 1 A system 10 for maintaining performance of integrated circuits is illustrated. System 10 may be implemented on an integrated circuit (IC) chip or die, such as a VLSI chip (eg, microprocessor, application specific integrated circuit (ASIC)), or similar device. System 10 includes a power management system 12 that dynamically manages power associated with an integrated circuit chip or die. Power management system 12 manages power by dynamically changing the frequency and supply ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Systems and methods for maintaining performance of an integrated circuit are disclosed. One embodiment of a system may comprise a working power limit evaluator that determines a working power limit as a function of at least one performance factor associated with variations that affect performance of the integrated circuit. The system may further comprise a power management system that varies power of the integrated circuit based on the working power limit and an actual power of the integrated circuit to maintain a substantially constant performance.

Description

Background technique [0001] In the design of integrated circuits (ICs), especially for very large scale integration (VLSI) chip designs, power consumption is becoming an increasing concern. The increase in power consumption outweighs the benefits of scaling up in silicon technology and lower supply voltages. Power management has been recognized as an important factor related to the design and operation of VLSI (Very Large Scale Integration) chips in order to alleviate the power consumption associated with VLSI chips. For example, power consumption is becoming a serious performance limiter for high speed microprocessors. For example, a key design goal for a microprocessor system is to provide the greatest possible peak performance for a computer-enhanced code while reducing the power consumption of the microprocessor system. [0002] Therefore, in order to keep the chip's power consumption below a certain level acceptable for use in a given system (e.g., in a desktop computer...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F1/32
CPCG06F1/3203G06F1/28
Inventor S·D·纳夫齐格C·A·普瓦里耶
Owner HEWLETT-PACKARD ENTERPRISE DEV LP