Method of converting a serial data stream to data lanes
A technology of serial data flow and data flow, which is applied in the direction of multiplexing communication, channel allocation device, time division multiplexing system, etc., and can solve problems such as ambiguity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0019] figure 1 A general functional block diagram of SFI interface 1 is shown in . Interface 1 is the interface between SERDES component 2 , forward error correction (FEC) processor 3 and framer 4 . Data flow in the optics-to-system direction and data flow in the system-to-optics direction are represented by arrows 5 and 6, respectively. The data transmission between SERDES component 2 and FEC processor 3 and between FEC processor 3 and framer 4 is done through parallel signals RXDATA[3:0] (receive signal). Similarly, the data transmission in the reverse direction is completed through the parallel signal TXDATA[3:0] (send signal).
[0020] figure 2 A portion of the SFI interface, such as that implemented in SERDES component 2, is shown in . The incoming serial data stream is input into converter 10, where the serial data stream is demultiplexed into 4-bit lanes 11-14 of receive data bus 15 in a round-robin fashion. The channels 11-14 comprise data blocks of fixed length...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
