Unlock instant, AI-driven research and patent intelligence for your innovation.

Testing method and circuit of current voltage property

A current-voltage characteristic and measurement technology, which is applied in the direction of single semiconductor device testing, etc., can solve problems such as drain-substrate junction collapse and transistor collapse

Inactive Publication Date: 2009-06-24
MACRONIX INT CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The disadvantage of this method is that the transistor may break down, for example: in order to make Vout the maximum operating voltage of this transistor, VDD=Vout+Id*R
When the clock signal is low voltage (LO), the drain will see VDD=Vout+Id*R, which will cause the junction between the drain and the substrate to collapse

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Testing method and circuit of current voltage property
  • Testing method and circuit of current voltage property
  • Testing method and circuit of current voltage property

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] In order to make the description of the present invention clearer, an N-type metal-oxide-semiconductor (NMOS) transistor is used as an example below, and those familiar with the art can easily deduce it to other transistors and devices. For example, the following embodiments can be applied to any device under test having a control terminal and at least one signal terminal, wherein the device under test controls the signal terminal according to the level of the control terminal. Figure 3A It is a circuit diagram for measuring the current-voltage characteristics of a transistor according to a preferred embodiment of the present invention, Figure 3B given for illustration Figure 3A Clock signal timing diagrams of two different duty ratios of the gate of the middle transistor 301, where Vg is the voltage value when the clock signal is at a high voltage ( Figure 3A The gate voltage of the middle transistor 301), W1 and W2 are respectively the enable time of the two cloc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a current-voltage characteristic measuring method and circuit, using two clock signals with different duty cycles and inputting them into a device to measure its current-voltage characteristic. And the invention can reduce self-heating effect of the to-be-measured device and enlarges the measurable range of the to-be-measure device.

Description

technical field [0001] The present invention relates to a measurement method and circuit of electrical characteristics, and in particular to a measurement method and circuit of current and voltage characteristics. Background technique [0002] Traditionally, measuring the parameters of components under static bias voltage will encounter factors such as self-heating effect, which will cause the measurement results to be different from the ideal values. The self-heating effect is due to the increase of the temperature of the component, which reduces the electron mobility and reduces the current of the component. Especially in high-bias, high-power devices, such as laterally diffused metal oxide semiconductor (LDMOS) and silicon-on-insulator (SOI) transistor devices, the self-heating effect is more obvious. [0003] For the convenience of description, the devices under test in the following figures all take N-type metal-oxide-semiconductor (NMOS) transistors as examples. figu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G01R31/26
Inventor 林韦丞吕国培张耀文
Owner MACRONIX INT CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More