Unlock instant, AI-driven research and patent intelligence for your innovation.

Adaptive memory calibration using bins

A technology for memory and electronic components, applied in the field of adaptive memory calibration using groups, can solve the problems of unrealistic integrated circuits, and that a given electronic device with a predetermined delay is not optimal.

Inactive Publication Date: 2007-12-26
QUALCOMM INC
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Variation of such parameters across many integrated circuits and external components can result in predetermined delays that are not optimal for a given electronic device
Also, it is not practical to know in advance the actual speed and voltage of each IC and the speed of external components
Therefore, chipmakers are at best content to determine program delays that will work error-free within the expected range of such parameters, knowing that such predetermined delays will not be optimal for many electronic devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Adaptive memory calibration using bins
  • Adaptive memory calibration using bins
  • Adaptive memory calibration using bins

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The detailed description set forth below in connection with the accompanying drawings is intended as a description of various embodiments of the invention and is not intended to represent the only embodiments in which the invention may be practiced. The detailed description includes specific details in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In some instances, well-known structures and devices are shown in block diagram form in order to avoid obscuring the concepts of the invention. Acronyms and other descriptive terms may be used for convenience and clarity only and are not intended to limit the scope of the invention.

[0024] In the following Detailed Description, various aspects of the invention may be described in the context of an integrated circuit configured to be coupled to electronic components such as memo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An electronic device comprises an electronic component and an integrated circuit, wherein the integrated circuit is configured to generate a system clock and an external clock having a programmable delay from the system clock, provide the external clock to the electronic component, determine a delay range between system clock and the external clock in which the integrated circuit and the electronic component can communicate, and program the external clock with one of a plurality of predetermined delay values based on the delay range.

Description

[0001] Claiming priority under 35 U.S.C. § 119 [0002] This application for patent claims priority to Provisional Application No. 60 / 625,229, filed November 5, 2004, entitled "Adaptive Memory Calibration Using Bins," which is assigned to the present assignee, and is hereby Expressly incorporated herein by reference. technical field [0003] The present disclosure relates to systems and techniques for calibrating integrated circuits and electronic components. Background technique [0004] Integrated circuits have revolutionized the electronics industry by enabling new applications not possible with discrete devices. Integration allows complex circuits consisting of millions of electronic components to be packaged into a single chip of semiconductor material. Additionally, integration offers the advantage of fabricating hundreds of chips on a single silicon wafer, which greatly reduces cost and increases the reliability of each of the completed circuits. [0005] Integrate...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/3193G11C29/50
CPCG11C7/22G01R31/3193G01R31/31937G11C7/222G11C11/401G11C29/022G11C29/028G11C29/50G11C29/50012G11C2207/2254G11C7/04
Inventor 加格鲁特·维利斯库马尔·帕特尔格雷戈里·布拉德萨纳特·卡普尔
Owner QUALCOMM INC