Method and device for reducing offset voltage of Hall integrated circuit

An offset voltage, integrated circuit technology, applied in circuits, electrical components, electric solid devices, etc., can solve the problems of unpredictable and controllable offset voltage, and achieve good consistency, small Hall output voltage offset, and good matching. Effect
CN101290946BInactive Publication Date: 2011-12-28WUXI POWERSILICON TECH
0 Cites 1 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
WUXI POWERSILICON TECH
Publication Date
2011-12-28
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A method for reducing the offset voltage of the Hall integrated circuit is to place the Hall cell array at the center of the chip, place other circuit devices serving the Hall cell around the Hall cell array, and connect the Hall cells in parallel. The periphery of each Hall cell is surrounded by isolation bands and epitaxial layers formed by heavy doping. The related device includes a semiconductor P-type base substrate, and a lightly doped semiconductor N-type epitaxial layer grown on the semiconductor P-type base substrate. There is also a heavily doped semiconductor P-type isolation zone on the semiconductor N-type epitaxial layer, which divides the semiconductor N-type epitaxial layer into at least three isolated Hall cells, and the Hall cells are symmetrically arranged in the center array. The invention can make the Hall device be affected by the stress and pressure of the edge of the chip to be consistent, so that the offset voltage of the Hall unit is less affected by other devices around the Hall unit, and the Hall unit is affected by the deviation of the manufacturing process Consistent, better matching.
Need to check novelty before this filing date? Find Prior Art

Description

【Technical field】

[0001] The present invention relates to the improvement of semiconductor integrated circuits, especially Hall devices. More specifically, it relates to a layout design method and device for reducing the offset voltage of a Hall device integrated in an integrated circuit. 【Background technique】

[0002] Hall devices based on the principle of the Hall effect are mainly used as magnetic sensors. As we all know, the advantage of Hall devices made of silicon materials is that their manufacturing technology is compatible with microelectronic integrated circuit technology, and can be combined with various protection circuits (such as adjustment, compensation and protection circuits) and signal processing circuits (such as amplifiers, Schmitt trigger, band-pass filter and output circuit) etc. are integrated together to form various functional circuits, realizing mass production and greatly reducing production costs; output signals can be directly used by computers...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More