Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for preparing nano zinc oxide field-effect transistor

A field-effect transistor and nano-zinc oxide technology, which is applied in the field of microelectronics, can solve problems affecting device performance, etc., and achieve the effect of simple process method, simple process and low cost

Inactive Publication Date: 2011-07-20
FUDAN UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to the existence of a large number of "junctions" formed between nanorods, which is equivalent to the existence of grain boundary defects, the performance of the device is affected.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for preparing nano zinc oxide field-effect transistor
  • Method for preparing nano zinc oxide field-effect transistor
  • Method for preparing nano zinc oxide field-effect transistor

Examples

Experimental program
Comparison scheme
Effect test

example 1

[0023] Example 1 RIE etching to form a ZnO seed layer

[0024] 1) Take ITO conductive glass as the gate electrode, and use ultrasonic cleaning to clean the surface of the sample. The sample was ultrasonically shaken in acetone and absolute ethanol for 15 minutes, and then blow-dried with nitrogen.

[0025] 2) Carry out a positive photolithography process on the ITO glass, photoetch the gate electrode pattern, and then use HCl:H 2 O:HNO 3 = 3:2:1 solution formula to wet-etch ITO glass, and finally use acetone ultrasonic vibration to remove photoresist, such as figure 1 shown.

[0026] 3) Deposit 10-200nm Al on the formed ITO gate pattern by radio frequency (RF) sputtering 2 o 3 As a gate dielectric layer, the preferred thickness is 50nm, such as figure 2 shown.

[0027] 4) After the deposition of the gate dielectric is completed, ultrasonic cleaning is performed with acetone and absolute ethanol, and then blown dry with nitrogen.

[0028] 5) The positive photolithograp...

example 2

[0039] Example 2 Oblique sputtering to form a ZnO seed layer

[0040] 1) Take the ITO conductive glass grid electrode, and use ultrasonic cleaning to clean the surface of the sample. The sample was ultrasonically shaken in acetone and absolute ethanol for 15 minutes, and then blow-dried with nitrogen.

[0041] 2) Carry out a positive photolithography process on the ITO glass, photoetch the gate electrode pattern, and then use HCl:H 2 O:HNO 3 = 3:2:1 solution formula to wet-etch ITO glass, and finally use acetone ultrasonic vibration to remove photoresist, such as figure 1 shown.

[0042] 3) Deposit 200nm Al on the formed ITO gate pattern by radio frequency (RF) sputtering 2 o 3 As a gate dielectric layer, the preferred thickness is 50nm, such as figure 2 shown.

[0043] 4) After the deposition of the gate dielectric is completed, ultrasonic cleaning is performed with acetone and absolute ethanol, and then blown dry with nitrogen.

[0044] 5) The positive photolithogra...

example 3

[0052] Example 3 Formation of source and drain electrodes by nanoimprinting

[0053] 1) Take the ITO conductive glass grid electrode, and use ultrasonic cleaning to clean the surface of the sample. The sample was ultrasonically shaken in acetone and absolute ethanol for 15 minutes, and then blow-dried with nitrogen.

[0054] 2) Carry out a positive photolithography process on the ITO glass, photoetch the gate electrode pattern, and then use HCl:H 2 O:HNO 3 = 3:2:1 solution formula to wet-etch ITO glass, and finally use acetone ultrasonic vibration to remove photoresist, such as figure 1 shown.

[0055] 3) Deposit 200nm Al on the formed ITO gate pattern by radio frequency (RF) sputtering 2 o 3 As a gate dielectric layer, the preferred thickness is 50nm, such as figure 2 shown.

[0056] 4) After the deposition of the gate dielectric is completed, ultrasonic cleaning is performed with acetone and absolute ethanol, and then blown dry with nitrogen.

[0057] 5) Spin-coat 5...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention belongs to a microelectronic technical field, in particular to a process for preparing a nanometer zinc oxide field effect transistor. The method is characterized by realizing the oriented growth of a zinc oxide nanometer rod through selectively depositing a seed crystal layer, transversely growing the zinc oxide nanometer rod between a source electrode and a drain of a thin film transistor and using the zinc oxide nanometer rod as a conducting channel layer, and utilizing the good electrical characteristics of a single-crystal zinc oxide nanometer rod to make a zinc oxide field effect transistor with high mobility. The method can effectively improve the mobility of a zinc oxide device, and simultaneously, the process for preparing a nanometer zinc oxide field effect transistor provided by the present invention has the advantages of simple technical method and a big growing area.

Description

technical field [0001] The invention belongs to the technical field of microelectronics, and in particular relates to a method for manufacturing a nanometer zinc oxide field effect transistor. Background technique [0002] In recent years, flat panel display devices have become an important part of the information industry. Thin film transistors are used as switching lattices or driving circuits in active matrix liquid crystal displays, which have a direct impact on product performance. Carrier mobility is an important indicator to characterize the performance of thin film transistors, and high mobility field effect transistors have the characteristics of high driving current and low power consumption. Traditional amorphous silicon field effect transistors have low mobility (<1cm 2 / (V·s)), cannot meet the high-speed and high-brightness requirements of display devices. Although the polysilicon field effect transistor has high mobility, it is difficult to be widely used...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/786H01L29/10H01L29/423H01L21/336H01L21/36
Inventor 陈韬屈新萍刘书一万景茹国平蒋玉龙
Owner FUDAN UNIV