K interface error code testing method and system thereof
A technology of bit error test and interface, applied in the direction of error detection/prevention using signal quality detector, can solve the problems of limitation, cumbersome test operation, inconvenient use, etc., to achieve the effect of convenient test
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0018] The present invention will be described in further detail below in conjunction with the accompanying drawings.
[0019] The present invention is based on K interface bit error test system, comprises following test steps:
[0020] 1. Test connection: connect the test interface of the system and the K interface of the device under test through the test cable;
[0021] 2. Set the test parameters: Set the test parameters through the setting menu of the man-machine interface and the keyboard, including the working mode, transmission rate, test pattern, and insertion error rate. There are two options for working mode, master mode and slave mode; there are four transmission rates: 16kbit / s, 32kbit / s, 64kbit / s, and 128kbit / s; there are two types of test patterns: pseudo-random pattern (PRBS) and word pattern. There are 2 types of PRBS graphics 6 -1, 2 9 -1, 2 11 -1, 2 15 -1, 2 20 -1, 2 23 -1, can be reversed; word graphics have 16 bits programmable, all "0", all "1", 101...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 