Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Thread dispatching implementation method based on on-chip multiprocessor

A technology of on-chip multiprocessors and implementation methods, applied in the field of thread scheduling implementation based on on-chip multiprocessors, can solve the problems of huge operating system code, thread scheduling efficiency, low real-time performance, and not suitable for hard real-time systems, etc. Achieve good real-time performance

Inactive Publication Date: 2012-03-21
TONGJI UNIV
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] 2. Real-time operating system with traditional SMP structure
[0007] The above three methods realize multi-thread scheduling and modify the original operating system code is huge, the thread scheduling efficiency and real-time performance are not high, and it is not suitable for hard real-time systems

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thread dispatching implementation method based on on-chip multiprocessor
  • Thread dispatching implementation method based on on-chip multiprocessor
  • Thread dispatching implementation method based on on-chip multiprocessor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0024] The implementation method of thread scheduling based on on-chip multiprocessor includes the following processes:

[0025] 1) Definition of thread control block.

[0026] A thread control block (Thread Control Block, TCB) is a data structure containing thread-related information, including all the information required during thread execution. Its member variables include: pointer to the thread stack (TCBstkptr), thread priority (TCBprio), thread priority bit, record the position of the same priority thread in the bitmap (TCBprioBit), record whether the thread is scheduled and is Scheduled CPU number, unscheduled is -1 (CPUID), the front and rear thread control blocks (TCBnext, TCBprev) pointing to the thread in the doubly linked list, the position of the thread control block (TCBX, TCBY, TCBBitX, TCBBitY) (these four items are used To accelerate the thread to enter the ready state, assign values ​​​​when the thread is created and initialized) and other variables.

[00...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of embedded operating systems, in particular relating to a thread dispatching implementation method based on an on-chip multiprocessor. In the invention, a three-dimensional ready bitmap is used as a basis, the ready bitmap is shared by all processors, and each ready thread is marked on the bitmap, thus a thread allocation algorithm based on the bitmapfor an operating system is provided, and the operating system operates on one processor core. The invention greatly improves the real-time performance of the system by using the three-dimensional bitmap, a registry, a decision table, and the like, and simultaneously allocates multiple threads on a plurality of processor cores to be processed in parallel, thereby improving the whole execution speed.

Description

technical field [0001] The invention belongs to the technical field of embedded operating systems, and in particular relates to a thread scheduling implementation method based on on-chip multiprocessors. Background technique [0002] The performance improvement of the processor mainly depends on increasing its main frequency. However, with the continuous increase of the main frequency, the number of transistors in the processor is also increasing, and the power consumption problem is gradually emerging. Obviously, the improvement of the process can solve part of the power consumption problem, but the process Lifting itself is a costly project. Due to a confluence of factors, the ability to build larger and faster single-core processors has almost ceased to exist. Today's processor manufacturers have begun to adopt a new microprocessor design model: chip multiprocessor (CMP). An on-chip multiprocessor is a group of single-core processors that are integrated onto a single pr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/50
Inventor 凌毅陈芸
Owner TONGJI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com