Memory configuration apparatus and method
A configuration device and configuration method technology, applied in the direction of memory address/allocation/relocation, input/output to record carrier, etc., can solve problems such as poor execution effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0030] In the embodiment of the cache memory described herein, the way specified by the current PLRU vector is allocated to the first functional unit of two functional units (eg, a load unit and a store unit). In this embodiment, the vector bit at the low level of the PLRU tree is also toggled, and the way specified by the toggled vector is allocated to the second functional unit of the two functional units. This embodiment also generates a new PLRU vector based on the above switching vector, which is fast and scalable to a design including a large number of ways.
[0031] Such as figure 1 as shown, figure 1 A block diagram of a microprocessor 100 is illustrated. The microprocessor 100 includes: an instruction cache (instruction cache) 102, an instruction decoder (instruction decoder) 108, a register alias table (register alias table, RAT) 134, a reservation station (reservation stations) 136, a register set (register set) ) 162, a reorder buffer (recorder buffer, ROB) 152,...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com