Unlock instant, AI-driven research and patent intelligence for your innovation.

Multi-core processor system and control method

A multi-core processor and control method technology, applied in program control design, electrical digital data processing, instruments, etc., can solve problems such as delayed response to interrupts, and achieve the effect of high-speed response time

Inactive Publication Date: 2016-08-03
FUJITSU LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] That is, there is a problem of delay between the time when the software interrupt handler is called and the start of execution compared with the time when the hardware interrupt handler is called and when it is executed, and there is a delay in the response to the interrupt. problems

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core processor system and control method
  • Multi-core processor system and control method
  • Multi-core processor system and control method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1）

[0060] Figure 7 It is an explanatory drawing showing Example 1. First, (1) when a hardware interrupt request is issued to the main CPU 101 via the I / O device 103 , the main OS 121 (2) immediately withdraws the task A being executed by the main CPU 101 .

[0061] Then, the main OS 121 ( 3 ) executes the hardware interrupt processing program of the hardware interrupt request. Then, the main OS 121 uses the process table 151 to specify the CPU assigned the task of receiving the interrupt by the software interrupt handler called by the hardware interrupt handler. Here, the task that received the interrupt is defined as task B, and the slave CPU 102 is specified as the CPU to which task B is assigned. Then, master OS 121 ( 4 ) notifies slave CPU 102 of a software interrupt request through interprocessor interrupt communication.

[0062] The hypervisor 112 monitors the interprocessor communication and detects the software interrupt request. When the hypervisor 112 detects a sof...

Embodiment 2）

[0074] In the second embodiment, it is explained that based on whether the task in execution is allowed to be interrupted, it is judged that a software interrupt handler with a high priority is executed immediately, or that the software interrupt handler is executed when the task in execution ends or a task is switched. example.

[0075] Here, in the second embodiment, when the task being executed does not allow interruption, the flag indicating whether the task being executed has ended or whether a task switching has occurred is set to ProcessID. If the ProcessID is 0, it means that the task is being executed; if the ProcessID is 1, it means that the task being executed has ended or a task switch has occurred.

[0076] Figure 10 It is an explanatory diagram showing an example of the use case table of the second embodiment. In the use case table 1000, there is information indicating for each function whether to forcibly execute processing at the time of interruption, inform...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A multi-core processor system includes a given configured to queue an interrupt process of a software interrupt request to the given core, and execute queued processes in the order of queuing at the given core; execute preferentially an interrupt process of a hardware interrupt request to the given core over a process under execution at the given core; determine whether the software interrupt request is a specific software interrupt request; and perform control to preferentially execute the interrupt process without queuing, upon determining that the software interrupt request is the specific software interrupt request.

Description

technical field [0001] The present invention relates to a multi-core processor system, a control program, and a control method that control execution of interrupt processing. Background technique [0002] Conventionally, interrupt requests from a CPU (Central Processing Unit) can be roughly classified into two types: hardware interrupt requests and software interrupt requests. The hardware interrupt request is an interrupt request to the CPU from peripheral devices of the CPU. Specifically, for example, it is a hardware interrupt request issued from the touch panel to the CPU when the user performs a touch operation on the touch panel to perform a fast-forward operation during video playback of a mobile phone. A software interrupt request is an interrupt request generated by a program being executed. [0003] In response to a hardware interrupt request, the OS running on the CPU backs off the task being executed, and immediately executes a hardware interrupt processing pro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/48
CPCG06F9/4812G06F13/24
Inventor 山内宏真山下浩一郎铃木贵久栗原康志
Owner FUJITSU LTD