Current leveling circuit with high linear compensation
A technology of current leveling and current compensation, applied in the direction of adjusting electrical variables, control/regulating systems, instruments, etc., can solve problems such as insufficient linearity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
specific Embodiment approach 1
[0022] Specific implementation mode one: combine figure 1 and figure 2 Describe this embodiment, this embodiment includes a current detection module 1 and a current injection compensation module 2;
[0023] Current detection module 1, used to detect the current I flowing through the cryptographic core circuit core The resulting change in current ΔI core , and convert the changing current ΔI core is the corresponding variable voltage ΔV, and is also used to send the variable voltage ΔV to the current injection compensation module 2;
[0024] The current injection compensation module 2 is used to linearly convert the variable voltage ΔV into the compensation current ΔI R , and by compensating current ΔI R For changing current I core Compensation is performed so that the total power supply terminal detected change current ΔI tot be flattened;
[0025] The current detection module 1 is respectively provided with a variable current ΔI core The acquisition terminal and the...
specific Embodiment approach 2
[0039] Specific implementation mode two: combination figure 2Describe this embodiment, the difference between this embodiment and specific embodiment 1 is that the current detection module 1 is composed of a first NMOS transistor M1, a second NMOS transistor M2, an eleventh NMOS transistor M11, a twelfth NMOS transistor M12, a thirteenth NMOS transistor Composed of PMOS transistor M13, fourteenth PMOS transistor M14, fifteenth PMOS transistor M15 and resistor R1,
[0040] The drain of the first NMOS transistor M1 is the changing current ΔI of the current detection module 1 core At the acquisition end, the drain of the first NMOS transistor M1 and the ground terminal of the cryptographic core circuit are simultaneously connected to the gate of the thirteenth PMOS transistor M13,
[0041] The gate of the first NMOS transistor M1, the gate of the second NMOS transistor M2, the drain of the twelfth NMOS transistor M12 are connected to the drain of the fourteenth NMOS transistor ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More