Wafer level packaging method and wafer
A wafer-level packaging and wafer technology, applied in the wafer-level packaging method and the field of wafers, can solve problems such as long dicing time, scratches on the surface of the structural layer 21, cracks in the sealing cap layer wafer 22, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0021] A specific implementation of a wafer-level packaging method and a wafer provided by the present invention will be described in detail below with reference to the accompanying drawings.
[0022] attached image 3 Shown is a schematic diagram of the steps of this specific embodiment, including: step S30, providing a laminated wafer, the laminated wafer includes a substrate wafer, a sealing cap layer wafer, and a structural layer; step S31, grinding and reducing Thinly seal the cap layer wafer to a target thickness; step S32, form a window in the seal cap layer wafer and the structural layer, the position of the window corresponds to the pad, thereby exposing the pad; step S33 , using test probes to contact the exposed pads to test the performance of electrical devices in the structural layer; Step S34 , dividing the stacked wafer at the position of the window.
[0023] attached Figure 4A To attach Figure 4E It is a schematic diagram of the process of this specific em...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 