Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Multi-property Prediction Method for Semiconductor Manufacturing Processes

A manufacturing process and performance prediction technology, which is applied in the field of multi-performance prediction of semiconductor manufacturing process using Bayesian neural network, can solve problems such as inability to accurately and timely obtain the optimal scheduling plan, difficulty in control, complex structure of the prediction model, etc.

Active Publication Date: 2017-01-18
BEIJING UNIV OF CHEM TECH
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In 2011 IEEE Transactions on Semiconductor Manufacturing, Yair Meidan et al. used a comprehensive filter and wrapper method to identify and predict the key influencing factors of the workpiece processing cycle. However, if this method is used to predict and model multiple performance indicators, there is a predictive model structure The problem is too complicated and difficult to control, and the correlation between multiple performances is not considered; the patent application number 201310239501.0 discloses a performance prediction method for dynamic scheduling of semiconductor production lines, using extreme learning machines for predictive modeling, which can be Dynamic real-time scheduling provides the basis, but this method has not yet analyzed the key influencing factors of the predicted performance, so there may be a problem that due to too many adjustable parameters, the optimal scheduling solution cannot be obtained accurately and in time

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Multi-property Prediction Method for Semiconductor Manufacturing Processes
  • A Multi-property Prediction Method for Semiconductor Manufacturing Processes
  • A Multi-property Prediction Method for Semiconductor Manufacturing Processes

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0069] In order to better understand the technical solutions of the present invention, the implementation manners of the present invention will be further introduced below.

[0070] Take the semiconductor production scheduling standard model HP24 as an example for specific implementation. The model consists of 24 machining centers, with a total of 72 equipment, and the detailed parameters of some equipment are shown in Table 1.

[0071] Table 1 Some equipment parameters in the standard model HP24

[0072]

[0073]

[0074] The HP24 standard model is used for simulation on the Plant Simulation simulation platform. The dispatching rule adopts FIFO (First In First Out), the feeding strategy adopts CONWIP, the simulation time is set to 2 years (17280 hours), and the pre-simulation time is set to half a year (4320 hours). Hour). figure 1 It is a flow chart of the prediction method, including the following steps:

[0075] Step 1, determine the performance index to be predic...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a semiconductor fabrication process multi-performance prediction method, comprising the steps of selecting an articles being processed level parameter, an equipment parameter and a workpiece parameter which represent the state of a semiconductor production line as influence factors of performance indexes; collecting relevant data of the production line, preprocessing by using a principal component analysis method, removing redundant information, constructing a multi-performance prediction model by using a Bayes neural network, and controlling the complexity of the network model by introducing a Bayes method; analyzing whether the model performance conforms to a performance evaluation criteria by a model precision proof method, and performing online correction on the network model structures which do not conform to the standard; finally determining the key factors influencing the average workpiece processing period and the equipment utilization rate. According to the semiconductor fabrication process multi-performance prediction method, the defects that the performance prediction model in the semiconductor field is limited by constraint conditions, the generalization performance is very poor and the like are improved, the problem that the single performance prediction model in the semiconductor field is not applicable to multi-performance prediction modeling is solved, and the method is an improvement of the semiconductor fabrication process multi-performance prediction method.

Description

technical field [0001] The invention belongs to the field of advanced manufacturing technology, and relates to a multi-performance prediction method of a semiconductor manufacturing process using a Bayesian neural network. Background technique [0002] As one of the pillar industries of the national economy, the semiconductor manufacturing industry has important strategic significance for my country's economic development. How to improve the performance and production efficiency of the semiconductor manufacturing system is the focus of the semiconductor manufacturing industry. The semiconductor manufacturing system is one of the most complex manufacturing systems at present. It has the characteristics of high uncertainty, multiple entry, and multiple objectives. To improve its performance and increase production efficiency, it is necessary to study how to quickly obtain the optimal dynamic scheduling scheme. This is a major problem in the field of semiconductor optimization...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/10
Inventor 曹政才刘雪莲刘民李博王炅邱明辉
Owner BEIJING UNIV OF CHEM TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products