Operating method for decreasing read delay of solid-state disk

A method of operation, solid-state storage technology, applied in the input/output process of data processing, instruments, input/output to record carriers, etc., can solve the problem of long response delay of read operation data

Active Publication Date: 2017-05-24
MEMORIGHT (WUHAN) CO LTD
View PDF6 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It uses the combination of firmware and hardware to solve the problem of excessive delay in data response of NAND solid-state storage devices.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Operating method for decreasing read delay of solid-state disk

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0016] Embodiment 1: When the page write operation or the page erase operation is just completed, the firmware sends the read command to the NAND controller through the Bypass command queue, and the NAND controller preferentially executes the read command in the Bypass command queue through an arbitration mechanism, thereby speeding up the read The execution of the operation.

[0017] In Embodiment 2 and Embodiment 3, the firmware judges the execution time of the page write or page erase operation through the timer, and according to the different preset nodes of the execution status, when the execution status does not exceed the preset node, the page is suspended or cancelled. The execution of the write operation or the page erase operation waits for the execution of the page write operation or the page erase operation when the execution state exceeds the preset node. The preset node is half of the page writing or page erasing operation.

Embodiment 2

[0018] Embodiment 2: When the firmware judges by the timer that the page writing or page erasing operation does not exceed the preset node, the firmware records the current page writing operation or page erasing operation, and sends a pause write to the NAND controller through the Bypass command queue Instructions for page write operation or page erase operation, and then the firmware sends the read operation to the NAND controller through the Bypass command queue to execute the read operation that needs to be accelerated. After the execution is completed, the firmware sends the instruction through the Bypass command queue to restore The page write operation or page erase operation is being executed; for NAND media that do not support the suspension of page write operation or page erase operation, the NAND media sends to cancel the page write operation or page erase operation, and resends the previously canceled one through the Bypass command queue Write operation or erase oper...

Embodiment 3

[0019] Embodiment 3: When the firmware judges by the timer that the page write operation or the page erase operation exceeds the preset node, it is not enough to interrupt the operation through the Bypass command queue, and the firmware waits for the page write operation or the page erase operation to be executed. , and then send the read operation through the Bypass command queue or the regular command queue.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an operating method for decreasing read delay of a solid-state disk; the operating method is characterized in that firmware issues a conventional operation command queue to an NAND controller through a CPU (central processing unit), the NAND controller reads a command from the command queue via an arbitration mechanism and transmits the command to NAND flash, data are transmitted to or read from the NAND flash through a data path, NAND medium state and NAND controller state for page write operation or page erase operation transmitted by the firmware previously to the command queue are fed back to the CPU, and a read operation is transmitted to the NAND controller through Bypass command. By combining firmware and hardware, the execution of the read operation is accelerated in order to solve the problem that NAND solid-state storage equipment has too long delay in data reading response.

Description

technical field [0001] The invention relates to the technical field of solid-state storage, in particular to an operation method for reducing read delay of solid-state storage. Background technique [0002] In this era of rapid expansion of big data, in the field of enterprise-level storage systems or databases, the demand and various requirements for storage devices are also rapidly increasing. Among them, the requirements of the host for the data response of the storage system are particularly important, which will directly affect the efficiency of user data and the performance of the overall device. Therefore, the maximum response time, the average response time, and the distribution percentage of read and write operations within the response time are specifically defined to describe this. NAND flash is widely used in the storage field due to its large capacity, low price, high reliability, and low environmental requirements, especially its low power consumption, high pe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F3/06
CPCG06F3/0611G06F3/0652G06F3/0679
Inventor 陈非欧
Owner MEMORIGHT (WUHAN) CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap