N-mode redundancy configuration storage unit circuit for FPGA

A technology for configuring storage and unit circuits, applied in static memory, instruments, etc., can solve problems such as wiring, complex structure, and cumbersome components, and achieve the effect of simplifying wiring and structure, and improving the anti-single-event flip threshold.

Inactive Publication Date: 2019-07-05
EHIWAY MICROELECTRONIC SCI & TECH SUZHOU CO LTD
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] That is to say, the prior art has the defects of wiring, complex structure, and cumbersome components.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • N-mode redundancy configuration storage unit circuit for FPGA
  • N-mode redundancy configuration storage unit circuit for FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] The read-write storage unit at both ends of the prior art has the defects of wiring, complex structure, and cumbersome components. In view of this, the present invention provides an N-mode redundant configuration storage unit circuit for FPGA, which is different from that in the prior art. Both '0' and '1' need to be read and written. The N-mode redundant configuration storage unit circuit used in the present invention is cleared to zero once when the circuit is powered on, and then the configuration unit that needs to write '1' and then write '1' during configuration; When reading back the configuration data, it also defaults to '1', and only reads back '0'. It only needs to use as few MOS transistors as possible to implement the configuration requirements in the FPGA, which can improve the anti-single event turnover threshold of programmable logic devices.

[0029] In order to make the object, technical solution and advantages of the present invention clearer, the pres...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides an N-mode redundancy configuration storage unit circuit for an FPGA. The circuit comprises 2N pairs of interlocking storage units, each pair of interlocking storage units comprises a PMOS transistor and an NMOS transistor, the drain electrode of the ith PMOS transistor is connected with the grid electrode of the (i+1)th PMOS transistor, and the drain electrode of the 2Nth PMOS transistor is connected with the grid electrode of the first PMOS transistor; the grid electrode of the ith NMOS is connected with the drain electrode of the (i+1)th NMOS, and the grid electrode of the 2Nth NMOS is connected with the drain electrode of the first NMOS; drain electrodes of the PMOS transistor and the NMOS transistor of each pair of interlocking storage units are connected with each other, and i is greater than or equal to 1 and less than or equal to 2N-1; grid electrodes and source electrodes of the N transmission tubes are respectively connected with each other; and grid electrodes of the N zero clearing tubes are connected with one another. Compared with a two-end read-write storage unit in the prior art, wiring is saved by one time, and wiring and the structure are simplified.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, and relates to an N-mode redundant configuration storage unit circuit for FPGA. Background technique [0002] Since the 1970s, with the development of microelectronics technology, various types of general-purpose programmable logic devices (PLDs) have emerged. Among them, SRAM-based FPGA is widely used. Users can program and configure the storage unit SRAM of the device through software to realize the required logic functions, instead of having to design and manufacture ASIC chips by themselves. FPGA is a kind of high-density complex PLD. It consists of many independent programmable logic blocks, programmable interconnects, and programmable input / output blocks. Connections between logic blocks and with I / O blocks are made through programmable interconnect switches. By downloading the configuration code stream to the configuration storage unit in the chip, the programmable resource...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G11C29/00
CPCG11C29/785
Inventor 屈小钢
Owner EHIWAY MICROELECTRONIC SCI & TECH SUZHOU CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap