A Clock Legalization Method Based on Heterogeneous FPGA Layout
A clock and layout technology, applied in the field of VLSI physical design automation, can solve problems such as design complexity and scale increase, and achieve the effect of avoiding wiring failures
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0025] The present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments.
[0026] like figure 1 As shown, this embodiment provides a clock legalization method based on heterogeneous FPGA layout, including the following steps:
[0027] (1) Establish a mathematical model of clock constraints.
[0028] The concrete realization method of step (1) is:
[0029] First, for the FPGA clock constraint, the following representation is made: use module v i The coordinates of the center (x i , y i ) to represent its position, let C k is the index set of the block connected by clock k, namely {v i |i∈C k }. Let R be the set of clock regions, j∈R, let Represents the x-coordinate of the left and right boundaries of clock region j. Represents the y-coordinates of the upper and lower boundaries of clock region j. When the bounding box of the clock load overlaps the clock region, the clock is located in the clock re...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com