Chip security test circuit and logic chip

A security testing and chip technology, applied in the direction of electronic circuit testing, etc., can solve the problems of complex design, decreased test coverage, and increased scan test cost.
CN114814531APending Publication Date: 2022-07-29上海先楫半导体科技有限公司
0 Cites 2 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
上海先楫半导体科技有限公司
Publication Date
2022-07-29

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a chip security test circuit and a logic chip. The chip security test circuit comprises a test-allowed pin arranged on a chip; the test management and control module is configured to control the output state of the output allowed test signal according to the input signal of the allowed test pin, and convert the output allowed test signal into an effective state only when the chip is subjected to global reset; and the test mode control module is configured to control the chip to enter a test mode according to an input signal of a test mode interface of the chip when the test allowing signal output by the test management and control module is in an effective state, and control the chip to exit the test mode only when the chip is subjected to global reset. According to the invention, the test-allowed pin is arranged, and the test mode and the normal working mode are selected during power-on reset every time, so that sensitive data are prevented from being transmitted between the test mode and the normal working mode, and the purpose of information security is achieved.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of chip security testing, in particular to a chip security testing circuit and a logic chip. Background technique

[0002] In addition to the functional mode (normal working mode) during normal operation, the digital logic chip usually also has a test mode for screening defective products or analyzing product failures in the production stage. In this mode, the registers and logic units inside the chip will work in another way, so that the registers inside the chip can observe the state or exert control through the chip pins to the maximum extent.

[0003] For the registers used to store sensitive information (such as keys, etc.) in the working mode, if the test mode is used unreasonably, it may become an attack method, thereby threatening information security. For example, in the normal working mode, if the sensitive information has been loaded into the register, if the chip enters the test mode at this tim...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More