Method for reducing power consumption in a state retaining circuit, state retaining circuit and electronic device
A technology for state retention and electronic devices, applied in the field of reducing power consumption of state retention circuits, state retention circuits and electronic devices
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0044] figure 1 The state holding circuit diagram contains FETs with p-channel and n-channel. A FET with a p-channel is turned on when the voltage between the gate and source terminals is less than zero and turned off when the voltage between the gate and source terminals is greater than zero. A FET with an n-channel is turned on when the voltage between the gate terminal and the source terminal is greater than zero, and is turned off when the voltage between the gate terminal and the source terminal is less than zero.
[0045] This state holding circuit diagram shows a control unit 1 comprising an input 2 connected to the gate contact 4 of a transistor 36 and to the gate contact 12 of a transistor 38 . Transistor 36 is a FET with a p-channel and transistor 38 is a FET with an n-channel. The source terminal 6 and base terminal 7 of transistor 36 are connected to the standby power supply VDD_STANDBY. The drain terminal 8 of transistor 36 is connected to the drain terminal 1...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
