Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Methods for assembling semiconductor devices in superimposed relation with adhesive material defining the distance adjacent semiconductor devices are spaced apart from one another

a technology of adhesive material and semiconductor device, which is applied in the direction of semiconductor device details, semiconductor/solid-state device details, electrical apparatus, etc., can solve the problems of wasting adhesive, reducing the actual practice of incorporation of different types of functionality into a single semiconductor device, and severely limited obtainable height of such multi-chip modules, so as to facilitate the introduction and spread of the effect of reducing the overall height of the assembly and facilitating the introduction

Inactive Publication Date: 2005-03-31
ROUND ROCK RES LLC
View PDF14 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

"The present invention relates to semiconductor device assemblies and methods for assembling semiconductor devices in a stacked arrangement. The invention provides a semiconductor device with discrete conductive elements protruding over an active surface, an adhesive material applied over the active surface, and a second semiconductor device positioned at least partially over the first semiconductor device. The adhesive material is dispensed in a specific amount to space the first and second semiconductor devices apart from each other while maintaining electrical isolation. The invention also includes a method for assembling semiconductor devices in a stacked arrangement by placing the second semiconductor device on top of the first semiconductor device and using an adhesive material to secure the second semiconductor device to the first semiconductor device. The invention provides a more efficient and compact semiconductor device assembly method."

Problems solved by technology

Due to the disparity in processes that are used to form different types of semiconductor devices (e.g., the number and order of various process steps), the incorporation of different types of functionality into a single semiconductor device has proven very difficult to actually reduce to practice.
As the sizes of the semiconductor devices of such a multi-chip module must continue to decrease as they are positioned increasingly higher on the stack, the obtainable heights of such multi-chip modules become severely limited.
Thus, the multi-chip modules of the '060 patent may be undesirably thick due to the use of thick spacers or adhesive structures between each adjacent pair of semiconductor devices, resulting in wasted adhesive and excessive stack height.
Nonetheless, an undesirably large amount of additional space may remain between the tops of the bond wires protruding from one semiconductor device and the back side of the next higher semiconductor device of such a stacked multi-chip module.
The use of such preformed spacers is somewhat undesirable since an additional alignment and assembly step is required for each such spacer.
As those of skill in the art are aware, improper alignment and placement of such a preformed spacer may increase the likelihood that a semiconductor device may be damaged, thereby decreasing overall product yields.
This is a particularly undesirable limitation due to the ever-increasing feature density of state-of-the-art semiconductor devices, which is often accompanied by a subsequent need for an ever-increasing number of bond pads on semiconductor devices.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Methods for assembling semiconductor devices in superimposed relation with adhesive material defining the distance adjacent semiconductor devices are spaced apart from one another
  • Methods for assembling semiconductor devices in superimposed relation with adhesive material defining the distance adjacent semiconductor devices are spaced apart from one another
  • Methods for assembling semiconductor devices in superimposed relation with adhesive material defining the distance adjacent semiconductor devices are spaced apart from one another

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] With reference to FIG. 1, an exemplary embodiment of an assembly 10 incorporating teachings of the present invention is illustrated. As shown, assembly 10 includes a substrate 20 with two semiconductor devices 30a, 30b (collectively referred to as “semiconductor devices 30”) positioned thereover in stacked arrangement.

[0042] The depicted substrate 20 is an interposer with a number of bond pads, which are referred to herein as contact areas 24, through which electrical signals are input to or output from semiconductor devices 30 carried upon or adjacent to a surface 22 of substrate 20. Each contact area 24 corresponds to a bond pad 34 on an active surface 32 of one of the semiconductor devices 30 positioned upon substrate 20.

[0043] Of course, the use of other types of substrates, such as circuit boards, semiconductor devices, leads, and the like, in assemblies and assembly methods incorporating teachings of the present invention is also within the scope of the present invent...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for assembling semiconductor devices includes providing a first semiconductor device, applying a predetermined volume of adhesive material to at least a surface of the first semiconductor device, and positioning a second semiconductor device adjacent to the first semiconductor device in superimposed relation thereto. The adhesive material may be applied to a surface of the first semiconductor device prior to positioning the second semiconductor device thereover, or introduced between the first and second semiconductor devices. Upon curing or hardening, the predetermined volume of adhesive material spaces the first and second semiconductor devices a predetermined distance apart from one another. Additional semiconductor devices may also be added to the assembly. The first semiconductor device may be associated with a substrate. Semiconductor device assemblies and packages that are at least partially fabricated in accordance with the method are also disclosed.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS [0001] This application is a continuation of application Ser. No. 10 / 446,382, filed May 27, 2003, pending, which is a continuation of application Ser. No. 09 / 977,456, filed Oct. 15, 2001, now U.S. Pat. No. 6,569,709, issued May 27, 2003.BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates generally to semiconductor device assemblies, or so-called “multi-chip modules,” and, more specifically, to multi-chip modules in which two or more semiconductor devices are stacked relative to one another. In particular, the present invention relates to stacked semiconductor device assemblies in which the upper semiconductor device of an adjacent pair of semiconductor devices at least partially overlies discrete conductive elements protruding above the lower semiconductor device of the adjacent pair and the distances between adjacent, stacked semiconductor devices are determined, at least in part, by a quantity of...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/98H01L25/065
CPCH01L25/0657H01L2924/00014H01L2224/48091H01L2224/48227H01L2225/0651H01L2225/06575H01L2225/06582H01L2924/09701H01L2924/15311H01L25/50H01L2224/92247H01L2224/32145H01L2924/01087H01L2224/73265H01L2224/32225H01L2924/00H01L2924/00012H01L2224/45099H01L24/73B33Y80/00
Inventor DERDERIAN, JAMES M.
Owner ROUND ROCK RES LLC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products