Unlock instant, AI-driven research and patent intelligence for your innovation.

Weighted bus arbitration based on transfer direction and consumed bandwidth

A bus arbitration and bus technology, applied in the field of processors, can solve problems such as the inability to accurately reflect the bus bandwidth consumption of the master device.

Active Publication Date: 2010-08-18
QUALCOMM INC
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Since the above arbitration algorithm takes into account which channel the master is using, its arbitration weighting scheme does not accurately reflect the actual bus bandwidth consumption of the master

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Weighted bus arbitration based on transfer direction and consumed bandwidth
  • Weighted bus arbitration based on transfer direction and consumed bandwidth
  • Weighted bus arbitration based on transfer direction and consumed bandwidth

Examples

Experimental program
Comparison scheme
Effect test

example

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A bus arbitration algorithm precisely controls the relative bus channel bandwidth allocated to each master device by considering the direction of, and / or the bus channel bandwidth consumed by, a bus transaction. At least one weighting register is associated with each master device; in one embodiment, one weighting register per bus channel. The register is periodically loaded with a proportionate share of the available bus bandwidth. Upon being granted a bus transaction on a bus channel, the corresponding weighting register is decremented by an amount that reflects the bus channel bandwidth consumed by the transaction, measured in amount of data transferred or number of bus data transfer cycles required to complete the transaction. In the case of equal initial allocation of relative bandwidth share, master devices that consume bus channel bandwidth will have relatively low priority; master devices that do not consume bus channel bandwidth retain relatively high priority.

Description

technical field The present invention relates generally to the field of processors, and more particularly to a bus arbitration method that considers data transfer direction and bus channel bandwidth consumption. Background technique Portable electronic devices continue to increase in complexity and computing power, providing users with increasing functionality. Modern portable electronic devices may include: wireless data and voice communications; photography and video capture and playback; location determination and geographic routing; gaming with complex graphics; high-fidelity audio reception and playback; In the near future, portable electronic devices are expected to support ubiquitous ad hoc data communications (eg, IEEE 802.11, Bluetooth, and the like), virtual reality user interfaces, and many other advances. In many cases, this diverse functionality is implemented with one or more main processors plus dedicated processing circuitry. For example, a graphics coproce...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/36
CPCG06F13/362G06F13/36G06F13/24
Inventor 马克·迈克尔·谢弗理查德·杰拉尔德·霍夫曼贾亚·普拉喀什·苏布拉马尼亚姆·贾纳桑
Owner QUALCOMM INC