Bonding welding disk lowering parasitic capacitance and preparing method thereof
A technology for bonding pads and pads, applied in circuits, electrical components, electrical solid devices, etc., can solve problems such as pad metal layer peeling
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0043] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings.
[0044] figure 2 Shown is a schematic structural diagram of the bonding pad provided by the present invention, defining the direction perpendicular to the upper surface of the semiconductor substrate as the Z direction, and the plane parallel to the upper surface of the semiconductor substrate as the XY plane. The bonding pad is included in the semiconductor substrate 50 and the pad metal layer 60 . The semiconductor substrate includes a semiconductor substrate (not shown) in the active device region and a semiconductor substrate 50 in the bonding pad region. On the region of the upper surface layer of the semiconductor substrate 50, a first semiconductor substrate is formed by semiconductor doping. The doped well region 51, the second semiconductor doped region ...
PUM
Property | Measurement | Unit |
---|---|---|
thickness | aaaaa | aaaaa |
thickness | aaaaa | aaaaa |
thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com